This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

A Keystone 2 EVM Board for TI - K2EVM-HK

Other Parts Discussed in Thread: TLV1117, UCD7242, TPS54620, UCD9244, UCD74120, UCD9090, TPS51200, 66AK2H12, 66AK2E05, 66AK2H14, UCD9246, TPS544C25, TPS65400, TPS3808, LM10011, TPS40322

I have couple of queries on the EVM module design.

1. TLV1117-33CDCY used to generate VCC3V3_MP_ALT.Here Vin is 12V. But as per the datasheet of the TLV1117 part, Vin has to be 4.75 V to 10 V for a 3.3V output. can someone clarify ?

2. 3.3V – VDD33 (1A? it is mentioned as TBD in EVM) powering the DVDD of the SOC is generated using UCD7242 device and VCC3V3_Aux (2.57A) – used by other peripherals is generated using TPS54620 device. Is there any reason to generate separately? Is it just for isolation?

3. 0.75V generated using LDOàI see 2 ICs used to generate 0.75V for DIMMs and Discrete ICs. Total current consumption on VTT(including DIMM and Discrete ICs) would not exceed 3A in total. Do we really need to have two ICs to generate the same?

4. 1.5V for DDR- consumption is 6A (3A for DIMM + 3A For DDR IC), But why is it designed for 12A?

5. How is the loop compensation controlled for the PWM controller(UCD9244) + Power stage (UCD74120)? 

6. UCD7242- output inductor is chosen to be 0.47uF (17.5A) while the requirement is 5A. Is there any reason for it?

7. UCD74120 sourcing the CVDD DSP+ARM coreà How is the output inductor decided? What is the inductor ripple current? Also the output is a variable voltage between 1.8V to 1V- how is this controlled/ programmed?

  • Hi,
    I am looking into this.

    Best Regards,
    Yordan
  • Hi Yordan,

    It will be of great help if you can share your mail ID.

    I have few more queries on the UCD9244 and UCD9090 parts.

    Thanks,

    Vidhya

  • Hi Vidhya,

    Post them here. We cannot provide offline support.

    Best Regards,
    Yordan
  • Hi,

    1. TLV1117-33CDCY used to generate VCC3V3_MP_ALT.Here Vin is 12V. But as per the datasheet of the TLV1117 part, Vin has to be 4.75 V to 10 V for a 3.3V output. can someone clarify ?

    As I see in TLV1117 Datasheet (www.ti.com/.../tlv1117.pdf) the input voltage can be between 4.7 and 15V. So the EVM is on feeding it with 12V.

    2. 3.3V – VDD33 (1A? it is mentioned as TBD in EVM) powering the DVDD of the SOC is generated using UCD7242 device and VCC3V3_Aux (2.57A) – used by other peripherals is generated using TPS54620 device. Is there any reason to generate separately? Is it just for isolation?

    VDDA33 is used for USB I/Os. Not sure what are the considerations here... perhaps to match their power consumption model.

    3. 0.75V generated using LDOàI see 2 ICs used to generate 0.75V for DIMMs and Discrete ICs. Total current consumption on VTT(including DIMM and Discrete ICs) would not exceed 3A in total. Do we really need to have two ICs to generate the same?

    Again not sure what their power consumption spreadsheet showed. The TPS51200 can support maximum of 4.5 A at the output rail. If they calculated more, based on the DIMM & DDR datasheets than this is the reason for using two ICs. 

    4. 1.5V for DDR- consumption is 6A (3A for DIMM + 3A For DDR IC), But why is it designed for 12A?

    I've asked the design team to elaborate here.

    5. How is the loop compensation controlled for the PWM controller(UCD9244) + Power stage (UCD74120)?

    Have a look at page 41 of 66AK2H12 EVM (K2HEVM) schematics. Also see the UCD9244 Datasheet:

      TYPICAL APPLICATION SCHEMATIC

    6. UCD7242- output inductor is chosen to be 0.47uF (17.5A) while the requirement is 5A. Is there any reason for it?

    The output inductor should be calculated as given in the UCD7242 Datasheet. See the INDUCTOR SELECTION section.

    7. UCD74120 sourcing the CVDD DSP+ARM coreà How is the output inductor decided? What is the inductor ripple current? Also the output is a variable voltage between 1.8V to 1V- how is this controlled/ programmed?

    The following threads will provide some information on this:
     

    Best Regards,
    Yordan

  • Vidhya,

    Note that the EVM design pre-dated the earliest 66AK2H14 samples.  Early samples often draw far more current than production devices.  Once the silicon fabrication process has been tuned, the current draw is less.  You need to use the power estimation spreadsheet to determine the required power solution.  The EVM created later for the 66AK2E05 showcases a more cost-effective power solution.  Please refer to the documentation for the individual power devices to implement them properly.

    Tom

  • The K2E EVM design documentation is available at: .

    Tom

  • Hi Johnson,

       We are using TCI6638K2K part. Here the EVM has two CVDD supply (UCD9244 + UCD74120). As per TCI6638K2K datasheet, only for the DSP core variable and fixed supplies are used. For ARM core only fixed supplies are used.

    As per the estimation 20A is the current calculated for CVDD of TCI66382K part. In the K2H_K2EVM-HK_SCH_REV4P0_1104, I see two 25A (UCD74120 part) for a 25A worst case requirement.

    Can I use only one 25A UCD74120 device ?

    Also I see UCD9244 ( PWM controller) part is mentioned as NRND. Is UCD9246 part qualified? I see UCD 9244 and UCD9246 are not drop in replacement. Pin functions are not matching.

    Not Recommended for New Designs (NRND)

    Replaced By UCD9246– The device has the SAME FUNCTIONALITY as the compared device, but is not pin-for-pin equivalent and may not be parametrically equivalent.

    TI does not recommend using this part in a new design. This product continues to be in production to support existing customers.

    Please comment.

    Thanks and Regards,

    Vidhya

      

  • Thanks Yordan.

    Can you please help me with Fusion Digital GUI config file for the UCD9244+ power stage for the K2H EVM ? ( which includes configuring Ilimit, Switching frequency etc)

    Kindly let me know on item 4.

    On item 7, Is it designed for worst case 1V ( for a smart reflex variable supply of 0.8V to 1V CVDD)?

    Please comment.

    Regards,
    Vidhya
  • Vidhya,

    Please refer to the other E2E threads linked by Yordan a few weeks back.  They provide more detail on the questions and concerns that you have.

    The ARM and DSP AVS core supplies (CVDD) are combined on the TCI6638K2K and on the 66AK2H14.  (These are similar parts with different features.)  The fixed core supplies CVDDT also associate with the ARM and DSP portions of the chip.

    I was not aware that the UCD9244 was now NRND.  This decision was made by the power supply product team independent of us.  I expect that it will be available long term but the NRND indication means that detailed support for new designs is not available.  Based on this I would recommend that you use the design implemented on the K2E EVM as discussed above.  Please refer to the Generating AVS SmartReflex Core Voltage, PMBus for K2E Using TPS544C25 & LM10011 Reference Design TI Design.  This is equally applicable to the digital design solution implemented on the TCI6638K2K EVM.

    Tom

  • Hello Tom,

    TPS544C25 with LM10011for the smart reflex will be a replacement  for UCD9244 +UCD74120.

    Can you please suggest a quad switcher which would have separate PGOOD?

    In K2E, TPS65400 switcher is used to generate CVDD1, 3.3V AUX, 1.8V and 0.85V. But there is only one PGOOD common for all four rails. Also they have used UCD9090(sequencing IC) which would monitor the rails separately to maintain the sequence requirement.

    I am looking for a quad switcher which would have separate PGOOD.

    Kindly revert.

    Thanks and Regards,

    Vidhya

  • Vidhya,

    What is the problem with the single PowerGood output from the TPS65400?  The TPS65400 is a good part for this design.  Alternately, TI has a large selection of devices that can be implemented individually.  You should follow-up on the power forum for generic support.

    Proper power supply turn-on sequencing is a requirement.  You also need to monitor for power supply failures to prevent damage to the processor.  The UCD9090 is a good choice for this sequence and monitoring solution.  However, this can be implemented individually with supervisor devices like the TPS3808 or using discrete or programmable logic or by using a microcontroller.  All of these are valid solutions.

    The attached document provides some additional solution options and details.

    Tom

    5582.TI Analog Solutions for Keystone2 Family.pdf

  • Thanks Tom.

    Referring K2E and K2L schematics, LM10011 + TPS544C25 is used for VID powering the variable supply CVDD of the TI SOC.
    I see this TPS544C25 part to be ROHS- non compliant. Is it recommended to use this part? or is there any drop in replacement?

    Please comment.

    Regards,
    Vidhya
  • Vidhya,

    Actually, it is rated "Pb-Free (RoHS Exempt)".  There are multiple terms related to the environmental rating.

    I am not aware of a drop-in replacement but one may exist.  You should follow the guidance under the "Quality and Packaging" tab and the "View" link.  It recommends that you discuss this with your sales contact.  You can also post on the power supply forums for more assistance.

    Tom

  • Hi Tom,

    For TCI6638K2K SOC- CVDD smart reflex supply - (0.8V to 1.1V) LM10011 and TPS544C25 device can be used.
    TPS544C25 part supports 30A max.

    Say K2K estimator sheet worst case power is calculated to be 23W. In this case, if voltage is 1V then current is 23A but if it is 0.8V, current can increase till 29A. Will this 30A device still support in this case? what is the derating % of the IC?

    Or should we look for another converter 35A/40A part for TPS544C25 (30A) part?

    Please comment as soon as possible.

    Thanks and Regards,
    Vidhya
  • Vidhya,

    This is a thermal system design question.  The TPS544C25 is rated for 30A.  It can operate at loads up to 30A.  However, at higher current levels, the device will dissipate more heat.  This heat must be managed to prevent the device from overheating.  If you cannot conduct the heat away, then the device cannot operate at 30A.  Please see the temperature versus current derating curves on page 15 of the datasheet.

    The TI power devices that contain internal FET power transistors will all need to be thermally controlled since they provide small packages resulting in higher power density.  If you design must operate at high power levels without sufficient thermal mitigation, then the design must change to a lower density power solution that meets the current requirements.  TI has a range of Buck power supply controllers that drive external FETs.  This provides more flexibility for thermal management but requires more components and design analysis.  The TPS40322 is a possible device for this solution.  It can be implemented in a dual-phase, single-output configuration that can provide the required 30A in a solution that distributes the heat among several FETs and results in a design that can operate at much higher ambient temperatures.  Please contact the power forum for detailed device selection and implementation support on this family for devices.

    Tom

  • Tom,

    The application is for smart reflex variable supply for TCI6638K2K device. The output voltage can vary between 0.8V to 1.1V volts. In this case TPS40322 part with FETs unintegrated and it has two compensation loops - will it be a right choice for the application?

    One other concern is the board space limitation.

    I have one more query. What would be the load transient for the TI SOC- TCI6638K2K? can you please share the A/us details?

    Regards,
    Vidhya
  • Vidhya,

    What is the application for the SOC?  In what environment will it operate?  Have you filled out the power estimation spreadsheet?

    I said devices like the TPS40322.  There is an entire family of devices to search to select the best solution for your specific application assuming you cannot use an internal FET device like the TPS544C25.  The most compact design will use an internal FET device like the TPS544C25 but they will require better thermal management.

    Tom

  • Hi John,

    It is used in base station application. It operates in commercial grade. Yeah, I used power estimation spreadsheet and came up with these numbers.

    I agree that TPS544C25 needs better thermal management.

    Regards,

    Vidhya

  • Vidhya,

    Is this thread now complete?

    Tom

  • Hello Yordan,

    from above chain, can you please clarify 3 and 4?

     TPS51200 supports max source current of 4.5A and sink current of 5.5A as per the datasheet.

     I am looking for the power estimate for 0.75V used for the VTT termination especially for the discrete DDR3 SDRAM used in EVM.

     Source/sink current is calculated to be 12mA and 13mA respectively for DDR3. so for 25 signals ( Address + command +control lines), the total current will me aprox  0.35A

    Here common line is used to interface 5 number of DDR3 SDRAM chip. Based on the number of chips connected to the memory controller, how will this VTT current affect?

    Kindly revert.

    Appreciate your help.

    Thanks and Regards,

    Vidhya

  • Vidya,

    This thread is closed.  Please open a new thread.

    Tom