TI E2E Community
Digital Signal Processors (DSP)
DaVinci™ Video Processors
DM814x and AM387x Processors Forum
HDVICP performance on 8148
Should the HDVICP2 on the 8148 be able to simultaneously encode and decode 720p60 video. Since 2x1280x720x60 < 1920x1080x60 I expected it would. However, running a captrure-encode-decode-scale-display chain (such as the one provided on http://processors.wiki.ti.com/index.php/Latency_Measurement_on_Capture_Encode_Decode_Display_Demo) on the 8148, I get results indicating the HDVICP2 is not keeping up, ultimately dropping frames.
By default the ARM Cortex A8 on the DM8148-EVM runs at 600MHz and the HDVICP runs at 3067MHz. At those clock rate the dm8148 cannot encode/decode 2x720p60. I was able to change the HDVICP clock to 410MHz and the ARM to 720MHz (done through u-boot). At those clock speeds, the dm8148 was able to simultaneously encode and decode 720p60.
I've found your topic very interesting.
I'm working on a TI8148EVM with capture_encode demo to check capture/encode performance of this platform with a 1080p60 input.
I'm experiencing a frame drop when looking inside the captured file that I cannot understand if it's caused by VFCC o VENC
Did you try to capture at 1x1080p60 or only 2x720p60?
How did you find that you lost some frames? I'm not a video expert but, with ffmpeg and imagemagik, I've build a custom hi-bitrate sequence with all frames numbered and I see that I "miss" nearly 400 frames in a 2800 frames capture!
Best Regards and thanks in advance
I determined the source of the dropped frames by gathering timestamps for the Fill Buffer Done and Empty Buffer Done events for every component (something very similar to the stats they collect in the latency measurement on this page http://processors.wiki.ti.com/index.php/Latency_Measurement_on_Capture_Encode_Decode_Display_Demo)
I was able to see the Empty Buffer Done event on the VENC was occurring every 21 ms while the Fill buffer Done event on the VFCC was occurring every 16ms. Clearly, the VENC was not keeping up.
I want to increase my u-boot of DM8148 so that ARM and HDVICP clock can increased up to MAX value that it can run.
It will helpful to me If you can tell me where to change it in u-boot ?
can anyone try to make the HDVICP2 of dm8148 to 600MHz ?
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.