DaVinci™ Video Processors

Browse by Tags

DaVinci™ Video Processors

Welcome to the DaVinci™ Video Processors Section of the TI E2E Support Community. Ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers. To post a question, click on the forum tab then "New Post".

Sign In to Post
Tags
You have subscribed to this tag. To view or manage your tag subscriptions, click here.   Close
You have unsubscribed from this tag. To view or manage your tag subscriptions, click here.   Close
You are currently viewing:
814x
Related Posts

  • Forum Post: Audio alsa capture: IIS is currently being supported by McAsp?

    Jun_Zhang
    Greetings, In our usecase, audio data will be from an externel HDMI Rx together with video data. I am using ezsdk5.04 and working on a custom dm8148 board. My goal is developing our own alsa capture driver, so later we can use Gstreamer to process audio data. I checked the TI81XX_Audio_Driver_User_Guide...
    on May 16, 2012

  • Forum Post: OpenMax - must all ports of the VFPC.DEIMDUALOUT component be enabled?

    Bernard Vachon
    I am running example where I have connected the following component: VFCC -> VFPC.DEIMDUALOUT -> VENC -> VDEC -> VFPC.SC5 ->VFDC The VENC is connected to the second output of the DEI (i.e. port index 17). The first output port of the DEI component (i.e. port index 16) is not connected...
    on Jan 17, 2012

  • Forum Post: DM8148 DDR3 memory SDRCR and IBIS terminology sync-up

    Tiemen Spits
    My customer is looking for verification of the correlation between the SDRCR terminology and the IBIS model terminology. For general relationship between DDR3 controller settings and the IBIS model values and usage. I understand that there are many more cases in IBIS models than can be set in the register...
    on Feb 9, 2012

  • Forum Post: First frame of H.264 Encoder in RDK 01.09.00.16

    YOJI YASUDA
    Hello everyone, I use DVRRDK_01.09.00.16 for DM8148 development. The H264 encoding runs in 1/2/5fps, However, there is only the 1/30 second between time of first I-frame and the second frame. After the third frame, it is OK. It rarely appears. It regularly appears only once after power supply. This is...
    on Apr 12, 2012

  • Forum Post: Register read problem on CortexM3 cores

    Karsten
    Hi, I am trying to read some registers on the Cortex M3 ISS core in a DM8147 using CCS 5 so I have created a GEL file to do this. When I connect to the Cortex M3 ISS and load my GEL file then it doesn't seem to be possible to read the register values. All my 32-bit register reads returns...
    on Apr 13, 2012

  • Forum Post: Re: DM814x Gstreamer problem with RGB raw video

    Mohammad Kiaei
    Our customized DM814x board is able to capture RGB raw video. We intend to send the captured video over the network using TI-Gstreamer elements for compression and packetization. However, it seems that OpenMax elements of TI-Gstreamer are only capable of handling YUV video data not RGB. The OpenMax elements...
    on Apr 18, 2012

  • Forum Post: DM8148 H264 forward and backward

    kevin.acard
    Hello, Ti major: I have some development issues need your help. I develop the function on DM8148. My package version is DVRRDK_02_00_00_23. I execute the demo function, use-case 6, to display 4 channels H.264 decoder. And I need to implement the forward and backward function(1/2X, 2X, 4X, 8X, 16X) of...
    on Apr 19, 2012

  • Forum Post: DM814x Gstreamer problem with RGB raw video

    Mohammad Kiaei
    Hi, I am trying to encode and save a captured RGB raw video, using the Gstreamer plugins which come with EZSDK 5.3.1.15 on my customized DM8148 board. However, the following pipeline does not work: gst-launch -v filesrc location=colorbar.rgb ! 'video/x-raw-rgb, width=1920, height=1080, bpp...
    on Apr 17, 2012

  • Forum Post: Setting of "DM8148 H.264-ENC Bitrate CBR"

    Naoya Yanagitsubo
    I'm running the H.264 encoding on the following platforms. I have set the 'bitrate' and 'cbr'. The result was as follows. [SETTING] [RESULT] 100Kbps → 144Kbps 50Kbps → 121Kbps 20Kbps → 117Kbps I have thought that CBR setting is disabled. Setting is performed as follows...
    on Apr 23, 2012

  • Forum Post: VPSS issues on dm814x

    Liran Ritkop102360
    I am working on the dm814x processor, and using EZSDK-evm_5_03_01_15. I was able to load the VPSS m3-firmware and tough i can't ' $ cat pic.raw > /dev/fb0 ' and see the picture stays there, i do able to run Qt application and these apps works fine. Now, there are two problems that...
    on Apr 23, 2012

  • Forum Post: DM8148 MMC0

    zengxing yuan
    Hi, we use MMC0 controller,but i found the DM8148 EVM board used MMC1 controller. In psp4.4.0.1kernel there is no description about MMC0. linux-2.6.37/arch/arm/mach-omap2 device.c 1077: else if (cpu_is_ti814x()) { 1078: base = TI814X_MMC1_BASE; 1079: irq = TI814X_IRQ_SD1; linux-2.6.37\arch...
    on Apr 27, 2012

  • Forum Post: GPMC on DM8148

    David Roberts88432
    We have used the GPMC bus on a Pandaboard OMAP system for nearly a year. We have just migrated to a DM8148 board and found that the GPMC does not work correctly. Our system is non-multiplexed, NOR type, 16 bit access, interface to an FPGA on chip select 1. We have set up the CS1 CONFIG1..7 registers...
    on Apr 30, 2012

  • Forum Post: DM8148 SDK reelease date for v5.04

    Bryan Busacco
    For the DM8148, the latest available SDK release is 5.03.01.15: http://software-dl.ti.com/dsps/dsps_public_sw/ezsdk/latest/index_FDS.html Any word on the 5.04 version? We heard that this would be released during April, 2012. Thank you, Bryan Busacco
    on Apr 30, 2012

  • Forum Post: RE: DDR3 512MB settings and video capture

    Jun_Zhang
    update: If I following the steps in the ezsdk_memory_map and set notifyk.vpssm3_sva=0xBF900000 and vpss sbufaddr=0xBFB00000 The error is gone. However, could any TI expert clarify this for me. If I am using 512MB DDR3, and I want to use v4l2 vpss firmware, I just need follow the steps in...
    on May 2, 2012

  • Forum Post: DM8127IPNC RDK 2.8.0

    JumpStart
    I received the latest RDI 2.8.0 early this week and started flashing the IPNC with the included binaries (u-boot.min.nand & u-boot.bin). Resetting the IPNC and stopping in u-boot seemed to work properly. Next I rebuilt the whole RDK using the 'make sysall' command. When I flashed the IPNC...
    on May 4, 2012

  • Forum Post: 814x Video Pipelines - V4L2 vs OpenMax

    Charles Krebs
    I have several questions regarding the use of V4L2 vs OpenMax for video capture and processing with the 5.04 (April 30) EZSDK. The goals are to capture dual video streams using the EVM expansion's board's composite (RS170 NTSC) and component at 480p. Once captured, the video streams will have...
    on May 8, 2012

  • Forum Post: DM8127IPNC RDK 2.8.0 Static IP setting does not work

    JumpStart
    I am booting the IPNC from nand flash using a static ip address (192.168.30.216). I have the u-boot environment programmed with the following command. bootargs=mem=80M vram=4M notifyk.vpssm3_sva=0xBFD00000 console=ttyO0,115200n8 no initrd root=/dev/mtdblock4 rw rootfstype=jffs2 ip=192.168.30.216 eth...
    on May 9, 2012

  • Forum Post: DM814x video Input port Capability

    Swapnil Kanani
    Hi, I want to use video Input port of DM8147 for below configuration. 1) One pixel clock domain for 16 bit BT.1120 and 2) Another pixel clock domain for 8 bit BT.656 As per the technical reference manual valid port configurations are Port A Port B 8bit off ...
    on May 11, 2012

  • Forum Post: RE: DM814x video Input port Capability

    Swapnil Kanani
    I have a question related to port configuration within single channel. I want to give BT.1120 input to one port and BT.656 to another. Both the ports should be within single channel. BR, Swapnil
    on May 14, 2012

  • Forum Post: v4L2 capture related to 512MB DDR3 settings?

    Jun_Zhang
    Greetings, My board is based on dm8148 with 512MB ddr3 and now I am using ezsdk5.04/5.03. After applying the sub-device-call remove and select decoder patchs, my board can do certain video capture from our custom hdmi receiver. However, this is not stable at all. I am using v4l2 firmware and not...
    on May 2, 2012

  • Forum Post: v4l2 capture has stability issue with high frame rate?

    Jun_Zhang
    Greetings, In the following link, there is disucssion regarding gstreamer v4l2 capture has stability issues when DDR is heavily loaded. http://e2e.ti.com/support/dsp/davinci_digital_media_processors/f/717/t/165788.aspx?pi22069=1 Right now, I guess I am facing the same issue. When capturing 1080p...
    on May 7, 2012

  • Forum Post: Videostream manipulation

    Johannes N
    Hello, i am quite new to DSP/ARM development. I have a Mistral EVM with DM8148 and display. We need to modify every pixel of a realtime 720p60 videostream (directly from sensor) with a logarhythmic function involving neightbour pixels. I cannot find a suitable starting point for integrating a modification...
    on May 14, 2012

  • Forum Post: There are three C674x interrupt mappings. Which is correct on DM814x?

    RY9983
    Hello, I have refered the TRM and Datasheet. - SPRUgz8a: P147 Table 1-43. DSP Interrupt Map - SPRUgz8a: P211 Table 1-97. C674x INTC Interrupt Mapping - SPRS647c: P218 7.5.2 C674x DSP Interrupts There are three informations for C674x Interrupts and all informations are different each other. I think...
    on Apr 17, 2012

  • Forum Post: A whole pile of questions about OMX components

    Charles Luciano
    Dynamic Configuration For the purposes of this discussion, dynamic configuration means, changing a parameter set during initialization without shutting down (changing to Idle or Loaded state) the component. Going to a Paused state, as long as that causes no configuration loss, or any substantial...
    on Apr 20, 2012

  • Forum Post: DM8148 SGX Alternate Frame Buffer (Not LCD or DVI)

    babs76er
    Hello, I am starting to look at using the OpenGL drivers for the SGX on the DM8148, specifically looking at the Qt demos. I want to use the SGX for rendering but do not want the output to go to the LCD or DVI. I'd like it to go to a memory buffer I have allocated. When the rendering is complete...
    on May 18, 2012
1234

All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms of Use of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms of Use of this site. TI, its suppliers and providers of content reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

TI Worldwide | Contact Us | my.TI Login | Site Map | Corporate Citizenship | mobile m.ti.com (Mobile Version)

TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs and
embedded processors, along with software, tools and the industry’s largest sales/support staff.

© Copyright 1995-2013 Texas Instruments Incorporated. All rights reserved.
Trademarks | Privacy Policy | Terms of Use