We have DM816x and DM814x EVMs in-house for our current project. I've been looking into things that need to be changed when the output resolution changes on-the-fly, including the frame buffer setup. I have a basic question about this line from /etc/init.d/pvr-init in the EZSDK:
# Try to enable triple buffering when there's enough VRAMfbset -vyres $(expr $YRES \* 3)
I haven't been able to find any explanations as to how setting the fbdev's virtual yres enables triple buffering. Is this an OpenGL thing? A Qt thing? Is the EZSDK's matrix app doing something special when vyes is a multiple of yres?
Setting FLIP mode in /etc/powervr.in leads to the ping ping-pong scheme being used for graphics(openGLES) updates. The numbe of buffers created depends on the vram size allocated in bootargs.
When using Front mode in /etc/powervr.ini, SGX fb updates happen directly on single framebuffer (front buffer). Not really recommended except for SGX benchmarking as it will result tearing artifacts at high resolution and frame rates.
Setting flip mode in /etc/powervr.ini, uses ping-pong scheme for graphics updates and this is the default EGL library used if /etc/powervr.ini is not present.
Modify the powervr.ini file under the <your_target_file_system>/etc to select between the FrontEGL or FlipEGL mode.
Flip support requires increasing the virtual yres size in fb0 plane and allocating appropriate memory for framebuffer.
Hence fbset command may be used to increase the virtual yres size in fb0 plane. The vyres size needs to be set to three times the height of the screen size for triple buffering.
Please go through below links for more details if required -
If my reply answers your question then please click on the "Verify Answer" button.
Got it. Thanks for the prompt reply, and the references.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.