what is the max resolution supported by dm8168 vpss?

Simon Chu

I want to have 800x2560 resolution output on dvo2 of dm8168evm. I have modified kernel image to support the customized resolution, and I do have the output timing(pixel clock, hsync, vsync..) as I set, like the following..

root@dm816x-evm:~# cat /sys/devices/platform/vpss/display1/mode

800x2560@60

root@dm816x-evm:~# cat /sys/devices/platform/vpss/display1/timings

164102,800/40/88/128,2560/3/20/7,1

But I cannot get the frame buffer handle when I want to fill the frame buffer, like the following..

VPSS_FVID2: create handle is NULL
ti81xxfb ti81xxfb: fvid2 create failed.

Is it possible to let dm8168evm support such resolution?

over 9 years ago

0 Brijesh Jadav over 9 years ago

TI__Guru**** 397370 points

Hi Simon,

the number of lines, 2560 is too high, ti8168 can at max support 1920x1080 frame size. I think it is failing because of this reason.

Regards,

Brijesh

0 Margarita Gashova over 9 years ago

TI__Guru* 80190 points

Hello,

Maximum pixel clock support for capture and display is up to 165MHz.

Best Regards,

Margarita

0 Flemming_Sundance over 9 years ago in reply to Margarita Gashova

Prodigy 120 points

Hi,

What you need to do is add a small FPGA in front of the DM8168's Video Ports. Sundance can help :-)

Rgds

Flemming

0 Simon Chu over 9 years ago in reply to Brijesh Jadav

Prodigy 175 points

Hi Brijesh:

VPSS seems to support higher resolution than 1920x1080. I have tried 800x2046, and it works.

The problem is, when I set display mode as 800x2560, I can get the TTL wave form, including pixel clock, h-sync, v-sync, data-enable, as I set to VPSS. But I cannot get VPSS handle if I open frame buffer device node(/dev/fb0 or /dev/fb1).

I am wondering whether VPSS firmware has limit on the size of frame or not. I guess it might be 2048x2048.

Is it possible to modify the VPSS firmware to support larger frame size like 800x2560?

Regards,

Simon

0 Simon Chu over 9 years ago in reply to Margarita Gashova

Prodigy 175 points

Hi Margarita:

My setting is 164102KHz, under 165MHz, and I do get the pixel clock output from DVO2.

And the other signal like h-sync and v-sync are also the same as I set to VPSS.

The problem is that I cannot get the frame buffer handle.

Regards,

Simon

0 Brijesh Jadav over 9 years ago in reply to Simon Chu

TI__Guru**** 397370 points

Hi,

Which GRPX format you are trying to display using frame buffer?

Rgds,

Brijesh

0 Badri Narayanan over 9 years ago in reply to Brijesh Jadav

TI__Guru 59700 points

The VPDMA maxWidth/maxHeigth are set to

#define VPSHAL_VPDMA_MAX_FRAME_WIDTH (4096u)
#define VPSHAL_VPDMA_MAX_FRAME_HEIGHT (2048u)

To check if you are hitting this limitation can you confirm you are able to display 2560x800.

0 Simon Chu over 9 years ago in reply to Brijesh Jadav

Prodigy 175 points

Dear Brijesh:

RGB888

Regards,

Simon

0 Simon Chu over 9 years ago in reply to Badri Narayanan

Prodigy 175 points

Dear Badri:

I have tried, still no luck, but the behavior is different:

VPSS_GRPX : create grpx1

VPSS_DCTRL: enter set node

VPSS_FVID2: send control with cmd 0x10040018

VPSS_FVID2: control event 0x10040018 return 0 within 0 ms.

VPSS_FVID2: send control with cmd 0x10040017

VPSS_FVID2: control event 0x10040017 return 0 within 0 ms.

VPSS_SHRBUF: FOUND 0xafb13000, end 0xafd00000, map vir 0xcbc13000 size 4096

VPSS_FVID2: Fvid2 handle 0x8edddf08 with notifyno 12 within 0 ms

VPSS_GRPX : (1)- add buffer 0x83f00000

VPSS_GRPX : start grpx1

VPSS_GRPX : (1)- get resolution.

VPSS_DCTRL: enter get output format

VPSS_FVID2: send control with cmd 0x1004001a

VPSS_FVID2: control event 0x1004001a return 0 within 0 ms.

VPSS_FVID2: send control with cmd 0x00000003

VPSS_FVID2: control event 0x3 return 0 within 0 ms.

VPSS_FVID2: send control with cmd 0x10000002

VPSS_FVID2: control event 0x10000002 return 0 within 0 ms.

VPSS_FVID2: queue event return 0 within 0 ms.

VPSS_FVID2: send control with cmd 0x00000005

VPSS_FVID2: contrl event 0x5 timeout

ti81xxfb ti81xxfb: failed to star.

VPSS_GRPX : delete GRPX1

VPSS_FVID2: enter delete.

VPSS_FVID2: delete time out

Error: cannot open framebuffer(/dev/fb1) device: Connection timed out

Now my test program can get the handle, but get no response after send FVID2_START control command to VPSS.

I guess that even though 2560x800 display is under the VPSHAL_VPDMA limits, there is still other issue inside the VPSS..

Best regards,

Simon

0 Brijesh Jadav over 9 years ago in reply to Simon Chu

TI__Guru**** 397370 points

Hi Simon,

What resolution exactly are you trying? Is it 2560x800 or 800x2560. GRPX path has limited line buffers. so for RGB888 format, 2560 line size is too big..

Rgds,

Brijesh

0 Simon Chu over 9 years ago in reply to Brijesh Jadav

Prodigy 175 points

Dear Brijesh:

Exactly I want 800x2560. Therefore the root cause of time out issue is that 2560 line size too big?

Best regards,

Simon

0 Brijesh Jadav over 9 years ago in reply to Simon Chu

TI__Guru**** 397370 points

Hi Simon,

It is failing because the maimum height supported is 2048. Please try setting max height less than 2048.

Regards,

Brijesh

0 Simon Chu over 9 years ago in reply to Brijesh Jadav

Prodigy 175 points

Hi Brijesh:

Is it possible to modify the VPSS firmware to support height over than 2048?

I have the overlay package which includes hdvpss source, but I am wondering the idea is feasible or not.

Best regards,

Simon

0 Brijesh Jadav over 9 years ago in reply to Simon Chu

TI__Guru**** 397370 points

Hi Simon,

DMA engine does not support more than 2048 transfer height.

Rgds,

Brijesh

0 Simon Chu over 9 years ago in reply to Brijesh Jadav

Prodigy 175 points

Hi Brijesh:

I want to make sure that: is this the hardware limit? Or may I modify the VPDMA firmware to change the limit?

Best regards,

Simon

0 Brijesh Jadav over 9 years ago in reply to Simon Chu

TI__Guru**** 397370 points

this is hardware limitation, cannot be changed using firmware.

Rgds,

Brijesh

Processors

Processors forum

what is the max resolution supported by dm8168 vpss?