This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • TI Thinks Resolved

TMS320DM6467: VPIF CLK

Part Number: TMS320DM6467

We use the TMS320DM6467ZUTA for H.264 video decoder,the video data is put out by VPIF interface,We use an external clk input to VPIF's VP_CLKIN0 pin from a FPGA' s PIn in the board,the output video data is put on the negative edge of the VP_CLKOUT2 pin, The FPGA receive the output video data on the resedge of the VP_CLKOUT2 in the image proceesor board. for some design constraint,We must use the FPGA's inner clk with  a fixed phase from the VP_CLKIN0 to recevice the output video data for another pass ,We want to know the delay phase bettween VPIF's VP_CLKIN0 and VP_CLKOUT2 in the TMS320DM6467ZUTA ,please sure the delay phase from the input and output pin,because We can't find the data from the device datasheet. and We wonder if it's a fixed delays phase in your device?

  • The VP_CLKIN0 CLK is 74.25MHz
  • Hi user1063570,

    From what I understand, you are selecting vp_clkin0 signal as source for vp_clko2 signal.

    The delay between vp_clkin0 and vp_clko2 is TI internal design parameter, this parameter is not available for the end user and can not be controlled (SW programmed) by the end user.

    The parameters that are available for the end user are documented in DM6467 datasheet, 7.11.4 VPIF Electrical Data/Timing.

    Regards,
    Pavel



  • In reply to Pavel Botev:

    We don’t think

    Th VPIF_clkout2 is controlled by SW,because from the data sheet of dm6467 and the VPIF userguide,it’s just a MUX selector and the video data put on the either edge of the clockout controlled by SW. We think it’s a fixed phase delay when the SW set the edge of the clock

  • In reply to user1063570:

    And,we just wanted to know if it is a fixed phase delay when SW set the clksoure from external cllkin 0 and set the the video data on posedge of the clkout. Yours answer doesn’t hit the key problem. We tested the phase bettwen them ,just alaways the same.
  • In reply to user1063570:

    user1063570,

    Refer to the below e2e post:

    e2e.ti.com/.../622094

    Regards,
    Pavel



This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.