• Join
  • Sign In with my.TI Login
Texas Instruments
  • Products
  • Applications
  • Tools & Software
  • Support & Community
  • Sample & Buy
  • About TI
Sample & Purchase Cart Sample & Purchase Cart
  • Search
  • Advanced
TI E2E™ Community
  • Support Forums
  • Blogs
  • Groups
  • Videos
  • 简体中文
  • More ...
TI Home » TI E2E Community » Support Forums » Digital Signal Processors (DSP) » DaVinci™ Video Processors » DM64x DaVinci Video Processor Forum » DM6467 VPIF display
Share
DaVinci™ Video Processors
  • Forums
  • Announcements
Options
  • Subscribe via RSS

DM6467 VPIF display

DM6467 VPIF display

This question is not answered
Shruti Purohit
Posted by Shruti Purohit
on Dec 09 2012 13:25 PM
Prodigy120 points

Hi,

I am working on dm6467 platform. We are facing latency performance issues. I have observed that if i comment out the vidioc_dqbuf call i see a substantial improvement in latency(50-80msec). Has anybody faced any problem with this call before? Also, we are performing VDCE operation before giving it to the display driver, can this cause any problem?

Thanks

Shruti

6467
Report Abuse
  • Reply
You have posted to a forum that requires a moderator to approve posts before they are publicly available.
All Replies
  • Brijesh Jadav
    Posted by Brijesh Jadav
    on Dec 09 2012 22:39 PM
    Genius10645 points

    Hi,

     

    Which VDCE operation are you using? Also what is the frame size for the VDCE operation? VPIf does not have latency issue, but because of VDCE operation taking londer time, you might see latency issue. You could check the time it takes to do a VDCE operation, if it is not real time, it is an issue..

    VPIF will return buffer only if it has one more buffer to write to. so you need to enqueue buffers in time to VPIF, otherwise you will latency in DEQUEUE operation.

     

    Regards,

    Brijesh Jadav

    Please mark this post as answered via the Verify Answer button below if you think it answers your question.  Thanks!

    Report Abuse
    • Reply
    You have posted to a forum that requires a moderator to approve posts before they are publicly available.
  • Shruti Purohit
    Posted by Shruti Purohit
    on Dec 27 2012 08:47 AM
    Prodigy120 points

    Hi Brijesh,

    VDCE is performing chroma conversion - 420 Semi Planar to 422 Semi Planar. Frame size is 1280 x 720.

    If I comment either the DEQUEUE operation (i.e. allow application to overwrite display driver buffer without checking if driver buffer is available) or the VDCE operation, I observe substantial drop in latency. So, I am doubting some conflict in the shared resources. Maybe both display driver and VDCE are using the same EDMA transfer queue?

    I am using linux bios. Can anybody tell me where can I find the assigned EDMA tansfer control queue for both VPIF and VDCE(in which files is the macro defined for default values for TC for these two) and how can I change the values for the same?

    Report Abuse
    • Reply
    You have posted to a forum that requires a moderator to approve posts before they are publicly available.
  • Brijesh Jadav
    Posted by Brijesh Jadav
    on Dec 31 2012 03:20 AM
    Genius10645 points

    Hi Shruti,

    VDCE should be able to perform chroma conversion for this frame size in real time. VPIF does not use EDMA, it has its own internal dma, so does not depend on EDMA. it does not look like the conflict in the shared resource..

    I have couple of questions, how are measuring latency? from which point to which point? Could you measure how much time VDCE operation takes?

    Regards,

    Brijesh Jadav

    Please mark this post as answered via the Verify Answer button below if you think it answers your question.  Thanks!

    Report Abuse
    • Reply
    You have posted to a forum that requires a moderator to approve posts before they are publicly available.
  • Shruti Purohit
    Posted by Shruti Purohit
    on Dec 31 2012 21:52 PM
    Prodigy120 points

    Hi Brijesh,

    I am measuring glass to glass latency (time difference between input source and the decoded output being displayed on television) which is coming out to be 300 to 400 ms.

    The flow of the system is as follows -

    Capture(720P60 from a camera) -> Encode(H.264) -> Mux (MPEG2-TS muxer ) -> stream out over ethernet -> Receive it on another DM6467 board -> Demux (MPEG2-TS demuxer) -> Decode(H.264) -> Perform VDCE operation (420 to 422 conversion) -> Display it on television

    VDCE operation is taking somewhere between 6 to 8 ms.

    Thanks and Regards

    Shruti

    Report Abuse
    • Reply
    You have posted to a forum that requires a moderator to approve posts before they are publicly available.
  • Brijesh Jadav
    Posted by Brijesh Jadav
    on Jan 01 2013 00:33 AM
    Genius10645 points

    Hi Shruti,

    If VDCE operation itself is taking around 6 to 8ms, delay in latency is not because of VDCE. It is something else, may some issue in the design itself. do you have separate thread for VDCE operation? if yes, what's its priority? if not, is it part of display thread? is the output buffer for vdce operation comes from display? do you do memcpy to display buffer?

    Regards,

    Brijesh Jadav

    Please mark this post as answered via the Verify Answer button below if you think it answers your question.  Thanks!

    Report Abuse
    • Reply
    You have posted to a forum that requires a moderator to approve posts before they are publicly available.
  • Shruti Purohit
    Posted by Shruti Purohit
    on Jan 01 2013 04:16 AM
    Prodigy120 points

    Hi Brijesh,

    No we dont have separate thread for VDCE operation. VDCE operation is part of display thread. Yes the output buffer of VDCE operation comes from display driver.

    Regards

    Shruti

    Report Abuse
    • Reply
    You have posted to a forum that requires a moderator to approve posts before they are publicly available.
  • Brijesh Jadav
    Posted by Brijesh Jadav
    on Jan 01 2013 22:39 PM
    Genius10645 points

    Hi Shruti,

    what i am not getting is even if VDCE oparation takes around 8ms, it introduces latency of 40ms. how is this possible? if you comment out VDCE operation and use sw based conversion, you get improvement of 40ms? Can you explain the data/buffer flow in your case? i feel there is somewhere memcpy involved? It could be in input or  output of the VDCE? Could you check this?

    Regards,

    Brijesh Jadav

    Please mark this post as answered via the Verify Answer button below if you think it answers your question.  Thanks!

    Report Abuse
    • Reply
    You have posted to a forum that requires a moderator to approve posts before they are publicly available.
TI E2E™ Community
  • Support Forums
  • Blogs
  • Videos
  • Groups
  • Site Support & Feedback
  • Settings
TI E2E™ Community Groups
  • TI University Program
  • Make the Switch
  • Microcontroller Projects
  • Motor Drive & Control
Other Communities
  • Deyisupport
  • Designsomething.org
  • beagleboard.org
  • TI on Element 14
  • TI on TechXchangeSM
Other Technical & Support Resources
  • WEBENCH® Design Center
  • Product Information Centers
  • Technical Documents
  • TI Design Network
  • TI Technical Articles
  • TI Training

All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms of Use of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms of Use of this site. TI, its suppliers and providers of content reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

Follow Us Texas Instruments on Facebook Texas Instruments on Twitter Texas Instruments on LinkedIn Texas Instruments on Google+
TI Worldwide | Contact Us | my.TI Login | Site Map | Corporate Citizenship | mobile m.ti.com (Mobile Version)

TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs and
embedded processors, along with software, tools and the industry’s largest sales/support staff.

© Copyright 1995-2013 Texas Instruments Incorporated. All rights reserved.
Trademarks | Privacy Policy | Terms of Use