ref this artical:
http://e2e.ti.com/support/dsp/omap_applications_processors/f/42/t/114045.aspx
It said that upp will never emit "WAIT" signal in transfer.
so, if upp is working, we start a EDMA transfer, the Upp transfer will be borken, right?
Is there an document talking about such conflicted peripherals?