This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

OMAP-L138 Timer Control Register (TCR) field descriptions in spruh77a

Other Parts Discussed in Thread: OMAP-L138

I have encountered a discrepancy between the field descriptions of the Timer Control Register (TCR) in spruh77a OMAP-L138 DSP+ARM Processor Technical Reference Manual and the hw_tmr.h header file used in the OMAP-L138 starterware "timer" example program.

In spruh77a, I find descriptions for the following fields:

READRSTMODE34
ENAMODE34
CAPEVTMODE12
CAPMODE12
READRSTMODE12
TIEN12
CLKSRC12
ENAMODE12
PWID12
CP12
INVINP12
INVOUTP12
TSTAT12

However, hw_tmr.h defines additional fields, shown in red:

CAPEVTMODE34
CAPMODE34
READRSTMODE34
TIEN34
CLKSRC34
ENAMODE34
PWID34
CP34
INVINP34
INVOUTP34
TSTAT34
CAPEVTMODE12
CAPMODE12
READRSTMODE12
TIEN12
CLKSRC12
ENAMODE12
PWID12
CP12
INVINP12
INVOUTP12
TSTAT12

/** ============================================================================
* \file hw_tmr.h
* \brief This file contains the Register Descriptions for Timer
* ============================================================================
*/
...
/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

...
/* TCR */
#define TMR_TCR_CAPEVTMODE34 (0x30000000u)
...
#define TMR_TCR_CAPMODE34 (0x08000000u)
...
#define TMR_TCR_READRSTMODE34 (0x04000000u)
...
#define TMR_TCR_TIEN34 (0x02000000u)
...
#define TMR_TCR_CLKSRC34 (0x01000000u)
...
#define TMR_TCR_ENAMODE34 (0x00C00000u)
...
#define TMR_TCR_PWID34 (0x00300000u)
...
#define TMR_TCR_CP34 (0x00080000u)
...
#define TMR_TCR_INVINP34 (0x00040000u)
...
#define TMR_TCR_INVOUTP34 (0x00020000u)
...
#define TMR_TCR_TSTAT34 (0x00010000u)
...
#define TMR_TCR_CAPEVTMODE12 (0x00003000u)
...
#define TMR_TCR_CAPMODE12 (0x00000800u)
...
#define TMR_TCR_READRSTMODE12 (0x00000400u)
...
#define TMR_TCR_TIEN12 (0x00000200u)
...
#define TMR_TCR_CLKSRC12 (0x00000100u)
...
#define TMR_TCR_ENAMODE12 (0x000000C0u)
...
#define TMR_TCR_PWID12 (0x00000030u)
...
#define TMR_TCR_CP12 (0x00000008u)
...
#define TMR_TCR_INVINP12 (0x00000004u)
...
#define TMR_TCR_INVOUTP12 (0x00000002u)
...
#define TMR_TCR_TSTAT12 (0x00000001u)
...

I am going to assume that these additional fields are valid.

I am also going to assume these additional fields were simply omitted from spruh77a.

Are my assumptions appropriate?