This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • TI Thinks Resolved

TMS320C6748: McBSP connection with Codec AIC32xx and configuration

Part Number: TMS320C6748

AIC32xx Codec has only one BCLK and FS singal, when AIC32xx act as master, how to connect Codec with McBSP to work in duplex mode?

#1. connect McBSP CLKX and CLKR together, connect FSR and FSX together?

#2. Connect only CLKX to BCLK, FSX to FS, leave McBSP CLKR and FSR unconnected? and configure as below snapshot? in the DLB mode, receiver can share clock and FS with transmitter, but DX and DR also connected internally. so this configuration doesn't work.

Regards. Tony Tang
  • Hi,

    I've notified the design team. They will post their feedback directly here.

    Best Regards,
    Yordan

     


     Please make sure you read the forum guidelines first.

  • Hi Tony,

    Sorry for the delay.

    DLB does more than connect CLKX to CLKR. It also internally connects DX to RX. DLB is for internal data loop back only, which helps to debug things like interrupts and DMA.

    When the codec is the clock master and you want full-duplex data transfer with McBSP, you must route BCLK from the codec to CLKX and CLKR, and you must route LRCLK to FSX and FSR.

    McASP offers a synchronous mode where the codec can drive just CLKX and FSX, which are internally connected to the receiver. But McBSP is not so flexible.


    Hope this helps,
    Mark

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.