Hi,
I have tried running the code by disabling the Cache (L1P_CACHE & L1D_CACHE) in gel file as follows.
*(int *)L1PCFG = 0;
*(int *)L1PCC = 0;
*(int *)L1DFG = 0;
*(int *)L1DCC = 0;
But still code execution is unpredictable.
When Data & Code is mapped to L2 SRAM . code is working fine.
Kindly suggest us what to be done for mapping the same to L1PRAM & L1DRAM correctly.
Note: If variable x is mapped to L2 memory (add: 0x00800008) has been verified using map file. But when we browse the same variable in memory browser the address appears to be 0x00000000. (Seems to be some linking issue). Kindly suggest on this also.
Regards,
Surajkumar