• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 102 subscribers
  • Views 486 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

how to measure the memory access cycles of c64x on target? (not in simulation)

dongho han
Prodigy 210 points

I'd like to measure the access cycles of internal/external ram of c64x.

Also want to measure the initial access time to cache.

And I want to measure these metrics on target(not in simulation or ccs)

  • 0
    TI__Guru** 116100 points
    Can you please DSP timer to measure the cycles, using TSCH and TSCL.

    Refer to this wiki page.
    processors.wiki.ti.com/.../What_is_my_DSP_clock_speed

    static __inline long long TimerMacro(void)
    { unsigned int tscl_val = TSCL;
    unsigned int tsch_val = TSCH;
    return _itoll(tsch_val, tscl_val);
    }

    Checkout this e2e post.
    e2e.ti.com/.../555291
  • 0
    TI__Guru* 84110 points
    Dongho Han,

    Which specific device are you interested is using and evaluating?

    What is the reason for the measurements?

    It is very difficult to get a pure measurement of something as small as a memory access cycle. The effects of cache, or DMA, or read vs. write, or multiple masters using the same resources, all of these change the true time required for memory accesses.

    The best benchmark is to write out your critical algorithm and measure the performance of the entire algorithm, or maybe the innermost kernel of the algorithm. Then vary the location of the memories used for different parts of the algorithm and retake the measurements.

    Regards,
    RandyP