• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 101 subscribers
  • Views 400 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DSP-SDRAM issue

deepak siddharth
Prodigy 70 points

Im using a custom board based whose EMIF configuration is based on DSK6211. It has Two 64Mbit SDRAM (MT48LC4M16A2TG) operating at 100Mhz. The issue now is when i load my program via code composer studio into SDRAM loaction i get is

"Data verification failed at address 0x80000000. Please check the memory and memory map".

"Data verification failed at address 0x80001F40. Please check the memory and memory map".

"Data verification failed at address 0x80003E80. Please check the memory and memory map".

"Data verification failed at address 0x80005DC0. Please check the memory and memory map".

"Data verification failed at address 0x80007D00. Please check the memory and memory map".

My memory map configuration is correct and it works fine with previously designed board (which has same DSP-SDRAM interface).

In CCS i tried to fill the SDRAM location EDIT->MEMORY->FILL from 0x80000000 but it is not getting filled with the values what i write. Sometimes after refreshing so many times it gets written but some other time even after i refresh it doesn't change to the value what i write.

As far as memory mapping (i.e. loading to an invalid location)  and memory configuration (i.e. external memory not configured- I've changed SDRAM ICs) its no a problem. Im an amateur fellow in debugging h/w issue i would be pleased if someone could help me. What should i look for? SDRAM debugging clock, control signals?

  • 0
    TI__Guru* 84110 points

    Deepak,

    deepak siddharth said:
    As far as memory mapping (i.e. loading to an invalid location)  and memory configuration (i.e. external memory not configured- I've changed SDRAM ICs) its no a problem.

    Why do you say this is not a problem? If you have changed SDRAM ICs, do you mean there are different SDRAM device part numbers on the new board than were on the old board, or do you mean you have removed the SDRAM ICs from the new board and replaced them?

    deepak siddharth said:
    Im an amateur fellow in debugging h/w issue i would be pleased if someone could help me. What should i look for? SDRAM debugging clock, control signals?

    Yes, you need to look at all signals on the SDRAM and compare them to what is required in the SDRAM device datasheet and what is expected in the EMIF User's Guide.

    Write a test program that writes continuously to a location in memory and reads it back, then look at the signals. This test program should be loaded into internal memory. Can you load into internal memory?

    Regards,
    RandyP

  • 0 in reply to RandyP
    Prodigy 70 points

    RandyP said:
    Why do you say this is not a problem? If you have changed SDRAM ICs, do you mean there are different SDRAM device part numbers on the new board than were on the old board, or do you mean you have removed the SDRAM ICs from the new board and replaced them?

    I mean to say that i have removed the SDRAM ICs from the new board and replaced them just in case if those RAM's were faulty.

    RandyP said:
    Write a test program that writes continuously to a location in memory and reads it back, then look at the signals. This test program should be loaded into internal memory. Can you load into internal memory?

    Yes I'm able to load my program into the internal memory its perfect. Just when it reaches the address space of CE0 loading of program gets failed in CCS. How does writing a test program into the internal memory would help in checking the SDRAM signals?

    Thanks and Regards

  • 0 in reply to deepak siddharth
    TI__Guru* 84110 points

    Deepak,

    deepak siddharth said:
    How does writing a test program into the internal memory would help in checking the SDRAM signals?

    You would load the test program into internal memory. The test program will write and read the SDRAM's CE0 space.

    Regards,
    RandyP