• Join
  • Sign In with my.TI Login
Texas Instruments
  • Products
  • Applications
  • Tools & Software
  • Support & Community
  • Sample & Buy
  • About TI
Sample & Purchase Cart Sample & Purchase Cart
  • Search
  • Advanced
TI E2E™ Community
  • Support Forums
  • Blogs
  • Groups
  • Videos
  • 简体中文
  • More ...
TI Home » TI E2E Community » Support Forums » Digital Signal Processors (DSP) » C6000 Single Core DSP » C67x Single Core DSP Forum » C674x Cache related questions
Share
C6000 Single Core DSP
  • Forums
  • Announcements
Options
  • Subscribe via RSS

C674x Cache related questions

C674x Cache related questions

This question is not answered
Harini Senthilvasan
Posted by Harini Senthilvasan
on May 10 2012 15:53 PM
Intellectual825 points

What are the restrictions on Cache_wb() and Cache_inv() functions for address/byte count parameters?
a. Should the address start on a cache line boundary? What happens when given address is not aligned with cache line boundary?
b. Cache line size is 128 bytes for C6748. Is that correct?
c. Should the byte count given be a multiple of cache line size? What happens when it is not?
d. If is required that address needs to be aligned to a cache line boundary and size has to be a multiple of cache line size, is there some way to force the malloc()'ed buffers to align on a cache line boundary (other the round about way of allocating extra memory and aligning it at application level)

Report Abuse
  • Reply
You have posted to a forum that requires a moderator to approve posts before they are publicly available.
All Replies
  • Rahul Prabhu
    Posted by Rahul Prabhu
    on May 10 2012 18:03 PM
    Genius15435 points

    Documentation for those Cache APIs can be found here:

    http://rtsc.eclipse.org/cdoc-tip/xdc/runtime/knl/Cache.html

    The address you pass to the API, does not have to be cache line aligned, because the range of the addresses that the buffer covers is quantized to whole cache line. Similarly the byte count does not have to be multipe of cache line size. You are right, the C6748 cache line size is 128 bytes. It is a good practice to have the buffers aligned to cacheline boundary but is not a necessary condition.

    However, the requirements of having buffers aligned to cache line boundary and having the the byte count as multiple of cache line size is more critical when if the application has GPP or the DSP using DMA to access shared buffers. This rule is part of the XDAIS standard and is very well documented in the wiki on Cache management given below:

    http://processors.wiki.ti.com/index.php/Cache_Management#DMA-Related

    To answer the last part of your question, to align any buffer to a given boundary the C6000 compiler supports the #pragma DATA_ALIGN() function. This function can be used to align buffers to the cacheline boundary without allocating extra memory.

    Hope this answers all your questions.

    Regards,

    Rahul

    ---------------------------------------------------------------------------------
    Please click the
    Verify Answer button on this post if it answers your question.
    ---------------------------------------------------------------------------------

    dsp cache
    Report Abuse
    • Reply
    You have posted to a forum that requires a moderator to approve posts before they are publicly available.
TI E2E™ Community
  • Support Forums
  • Blogs
  • Videos
  • Groups
  • Site Support & Feedback
  • Settings
TI E2E™ Community Groups
  • TI University Program
  • Make the Switch
  • Microcontroller Projects
  • Motor Drive & Control
Other Communities
  • Deyisupport
  • Designsomething.org
  • beagleboard.org
  • TI on Element 14
  • TI on TechXchangeSM
Other Technical & Support Resources
  • WEBENCH® Design Center
  • Product Information Centers
  • Technical Documents
  • TI Design Network
  • TI Technical Articles
  • TI Training

All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms of Use of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms of Use of this site. TI, its suppliers and providers of content reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

Follow Us Texas Instruments on Facebook Texas Instruments on Twitter Texas Instruments on LinkedIn Texas Instruments on Google+
TI Worldwide | Contact Us | my.TI Login | Site Map | Corporate Citizenship | mobile m.ti.com (Mobile Version)

TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs and
embedded processors, along with software, tools and the industry’s largest sales/support staff.

© Copyright 1995-2013 Texas Instruments Incorporated. All rights reserved.
Trademarks | Privacy Policy | Terms of Use