C674x MDIO Output Timing

Tsutomu Furuse

Other Parts Discussed in Thread: TLK105

Hi.

According to the data sheet of C6746, the MDIO output is triggered by a MDCLK falling edge. However almost all SoC's EMAC and PHYs (e.g. AM335x, TLK105) trigger MDIO output by a MDCLK raising edge. Is it no problem to connect C6746 EMAC with PHY directly? My customer wants to use the TLK105 PHY with direct connection.

Best regards,
Tsutomu Furuse

over 8 years ago

0 Senthilkumar Srinivasan over 8 years ago

TI__Mastermind 43660 points

Hello Tsutomu,

Yes, most of the PHYs trigger MDIO output by a MDCLK raising edge. Since we have LAN8710A-EZK PHY working well in c6748 LCDK, i don't think it is an issue if when you connect C6746 EMAC with PHY directly.

You could refer C6748 LCDK design as a reference for EMAC interface.

Regards,
Senthil

0 Tsutomu Furuse over 8 years ago in reply to Senthilkumar Srinivasan

Expert 1435 points

Thank you for your quick reply.

Best regards,
Tsutomu Furuse

Processors

Processors forum

C674x MDIO Output Timing