I'm running a TMS320C6748 LCDK EVM and have noticed code seems exceptionally slow to run. At startup, a GEL file for the LCDK is being loaded and claims success at setting the speed to 300MHz. I have also confirmed the clock in CCS along along with the test referenced from
https://e2e.ti.com/support/dsp/tms320c6000_high_performance_dsps/f/115/t/54812
that the DSP speed is indeed at 300MHz. However, when I single step through the assembly code, it takes 6 clock cycles for each and every instruction, no matter where in memory the code or data is located. For example, a NOP 3 instruction requires 18 clock cycles. Shouldn't code based internally referencing internal data be faster than this? Is there some kind of slow mode my unit could be running in?
I appreciate any insights on how this works!