Part Number: TMDSLCDK6748
From the schematics document provided by TI, the SPI0_CSn pins are connected to the LAN chip, U23. They are not available in the output headers. I require a 4 wire SPI communication for my application. Is it possible to use the SPI0 communication in 3 wire mode (ie, SIMO, SOMI, SCLK) and providing the CSn using the GPIO pins available ? What are the other possible solutions ?
with regardsHarikrishnan R S
.Thank you .
The pins SPI0_sCSn_4 and SPI0_sCSn_5 are multiplexed with the UART_TXD and UART_RXD respectively. After populating the R218 and R219 resistors, will it be possible to use the 29th and 31st pins of J15 pin header as SPI0_sCSn_4 and SPI0_sCSn_5 ?
In reply to Harikrishnan R S:
Please make sure you read the forum guidelines first.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.