This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

RTOS/PROCESSOR-SDK-OMAPL138: OMAPL138

Part Number: PROCESSOR-SDK-OMAPL138
Other Parts Discussed in Thread: OMAPL138, OMAP-L138, MATHLIB

Tool/software: TI-RTOS

On an OMAPL138, I'm trying to us EDMA3 to get data from the McASP.

I can see good McASP data if I poll RDATA.

When I try to use EDMA3, I don't see my destination buffer fill up.

I'm trying to do an A-synchronized transfer, with A=24, B=4, C=1024, from the McASP RBUF to a (24*4*1024) byte buffer.

memory location 0x01C01000 (ER, event register, per omap-l138.pdf page 111) is 0x00000401

To me, this indicates the AREVT from the McASP has triggered.

memory location 0x1C01020 (EER, Event Enable Register, per same document) is 0x00000001

To me, this indicates AREVT from the McASP is enabled.

I let it run for a while, then pause and look at parameter RAM.

starting at 0x01C04000 (parameter RAM, set 0) I have

EDMACC0DSP_OPT0
81500000
EDMACC0DSP_SRC0
01D00280
EDMACC0DSP_A_B_CNT0
00040018
EDMACC0DSP_DST0
C3D0A000
EDMACC0DSP_SRC_DST_BIDX0
00180000
EDMACC0DSP_LINK_BCNTRLD0
00044FC0
EDMACC0DSP_SRC_DST_CIDX0
00600000
EDMACC0DSP_CCNT0
00000400

What am I doing wrong?

  • Please share which Processor SDK RTOS version are you using?

    Best Regards,
    Yordan
  • Does it matter?  I'm twiddling bare registers here...

    bios_6_52_00_12/ edma3_lld_2_12_05_30C/ ndk_2_26_00_08/ tirex-product-tree/ xdctools_3_50_04_43_core/
    ccsv7/ ipc_3_47_01_00/ pdk_omapl138_1_0_4/ uia_2_21_02_07/ xdctools_3_50_05_12_core/
    cg_xml/ mathlib_c674x_3_1_1_0/ processor_sdk_rtos_omapl138_4_03_00_05/ xdais_7_24_00_04/ zips/
    'Code Composer Studio 7.4.0.lnk'* mathlib_c674x_3_1_2_1/ ti-cgt-arm_16.9.3.LTS/ xdctools_3_32_02_25_core/
    dsplib_c674x_3_4_0_0/ mathlib_rts_c674x_3_1_2_1/ ti-cgt-c6000_8.2.2/ xdctools_3_50_03_33_core/

  • Hi Adam,

    Are any flags set in the ERRSTAT register? Or in the RSTAT register? (I would expect the overrun flag to be set)

    Please make sure you have gone through the steps in the "Setting Up A Transfer" section of the TRM:
    www.ti.com/.../spruh77c.pdf

    And make sure you are starting the EDMA before taking the McASP out of reset.

    Also, it might be good to take a look at our McASP_Audio_lcdkOMAPL138 example project to see how the EDMA & McASP are configured.