BIOS

Browse by Tags

BIOS

Welcome to the BIOS Section of the TI E2E Support Community. Ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers. To post a question, click on the forum tab then "New Post".

Sign In to Post
Tags
You have subscribed to this tag. To view or manage your tag subscriptions, click here.   Close
You have unsubscribed from this tag. To view or manage your tag subscriptions, click here.   Close
You are currently viewing:
C6678
Related Posts

  • Forum Post: Internal Ethernet Loopback for c6678

    r_robotics
    Hello, Has anyone written any code to perform an internal Ethernet loopback inside a c6678 DSP? Does any TI code exist that will accomplish this? Thanks!
    on Jul 6, 2011

  • Forum Post: Re: Relocation overflow error in RTSC configuration project

    Yishay Hayardeni
    Hi, I have the same issue. I get a lot of linker errors in the same manner: "../edma_demo/sample_init.c", line 105: warning: relocation from function "edma3init" to symbol "numEdma3Instances" overflowed; the 30-bit relocated address 0x2346485b is too large to...
    on Aug 1, 2011

  • Forum Post: CCS5.0.3 with C6678EVM demo fails on 4 of 8 cores

    Mitch Rybczynski
    Debugging message_multicore.c demo on C6678 EVM, via Blackhawk 560 mezzanine emulator, I only get 4 cores loaded, the other 4 get this strange error, as if there was a misconfiguration of target processor somewhere. But I have 6678 selected everywhere... [C66xx_4] ti.sdo.ipc.family.c647x.MultiProcSetup...
    on Aug 29, 2011

  • Forum Post: Help for error E_unpluggedSysInt on C6678

    Dongning Li
    I set up CpIntc of sysbios to use the following system to host interrupt mapping: [C66xx_7] m_sysInt(15) => m_hostInt(25) [C66xx_0] m_sysInt(8) => m_hostInt(0) [C66xx_1] m_sysInt(9) => m_hostInt(1) [C66xx_2] m_sysInt(10) => m_hostInt(8) [C66xx_3] m_sysInt(11) => m_hostInt...
    on Sep 28, 2011

  • Forum Post: Data transfer between cores with MessageQ

    onur akar
    Hi, platform evm 6678, IPC 1.22.05.27 sys/bios 6.31.04.27 ccs 5.01 C6678 device functional simulator, little endian I am creating a messageQ for interprocessor communication among the two cores [CORE0, CORE1] of my evm6678 board. I tried to use the MessageQ example program...
    on Oct 21, 2011

  • Forum Post: IPC MessageQ Example works on simulator but not on emulator.

    onur akar
    platform evm 6678, IPC 1.22.05.27 sys/bios 6.31.04.27 ccs 5.01 bios mcsdk_2_00_00_beta2 target conf.file :Texas Instruments xds100v1 USB emulator. Hello, I am working on the MessageQ example project (message_multicore.c) that came with the IPC package. My target configuration file...
    on Oct 28, 2011

  • Forum Post: How to find which system interrupt triggered host interrupt?

    Dongning Li
    Now I have the following problem when using CpIntc in sysbios for C6678. I configured each core to use a unique EDMA completion system interrupt by using region. Since host interrupt can only uniquely mapped to hwi in cfg script, I mapped all of these system interrupts to the same host interrupt to avoid...
    on Sep 28, 2011

  • Forum Post: Invalid Free Error on HeapMem

    Hideo NORO
    Hello, I ran "client" example in MCSDK2.00.03.15 on Core0 of EVMC6678L. And on shutting down, "Invalid free" error on HeapMem occurred. The same situation occurrs in my application. So, I want to fix this problem. Any suggestion welcome! The Console log follows: [C66xx_0...
    on Sep 30, 2011

  • Forum Post: MC SDK Installation Issue

    BRY
    - I installed the official CCS 5.1.0.09000 then BIOS-MCSDK 02_00_04_16 on my Windows 7 64-bit machine - The MCSDK installation failed near the last stage. Looks like the uninstaller for DVT did not get installed correctly. See ccsv5.1-install-dvt-error.png and mc-sdk-install-error-dvt-log-2 in attached...
    on Nov 28, 2011

  • Forum Post: SYS/BIOS Driver development

    shrish mv
    hi all, I am currently trying to develop a driver (library with RTSC) which has to do the following functionalities. 1.Handle hardware and software interrupt (that is Hwi , Swi ). 2.Also semaphore posting functionality in the interrupt handler. Herein i am facing one issue : The hardware interrupt hhandling...
    on Nov 4, 2011

  • Forum Post: Error building STK-MED for 6678

    Richard Sampson
    I have installed STK-MED 3.0, and I have installed all the needed components (with versions specified in the README). I have started to build the modules, and I am able to build all but the testscu and testdpu modules, both giving me the following errors: Inside EDMA3 RM getLibs will link with ti...
    on Jan 25, 2012

  • Forum Post: Re: How real is Win32 support?

    Gordon Deane
    Chris, As I'm a consultant, whatever IP I produce belongs to the client. While I'm personally a big fan of Open Source, I don't think that's going to be an option with this client. Also I wouldn't want to raise expectations. I didn't implement all the proxies properly, just...
    on Feb 10, 2012

  • Forum Post: Tools TI provide for DSP processors

    Mohamed Sohal
    Hi all, Can anyone tell me which are the various tools that TI provide for working with DSP processors (preferrably for TMS320C6678 EVM) other than CCS (and various tools like writers associated with it) MCSDK NDK PDK All the tools that can be handy may be included. Regards, ...
    on Feb 24, 2012

  • Forum Post: sys bBIOS cache question for C66 platform.

    C. García
    Hi, We are using cache functions and there are some questions: (I took the invalidate function as example but obviouslly my questions refer also to the whole cache libraries). 1.- What is the difference between: Cache_inv (var, sizeof(var), Cache_Type_L1D, CACHE_WAIT) and CACHE_invL1d (var, sizeof...
    on Feb 23, 2012

  • Forum Post: Cache CSL and Cache sysbios questions in the C6678

    C. García
    Hi, We tested execution time in cache invalidate and cache write back using the sysBIOS and also the CSL cache functions: CACHE_invL1d (Vector, VectorLength, CACHE_WAIT) Cache_inv (Vector, VectorLength, Cache_Type_L1D, CACHE_WAIT) CACHE_wbL1d (Vector, VectorLength, CACHE_WAIT) , Cache_wb...
    on Mar 5, 2012

  • Forum Post: Re: Using QMSS in SYSBIOS with MSMC problem A0,A1 etc

    Karthik Ramana Sankar
    Hi Chunlei, I was able to reproduce your issue on my end. The issue here is that, both core0 and core1 encounter exceptions and the values A0, A1....A31, B0, B1....B31 etc are the dump of CPU registers when the exception occured. One possible reason for this exception is that, all data sections...
    on Mar 28, 2012

  • Forum Post: Re: Memory section and loadalign

    Karthik Ramana Sankar
    Hi Jean, More information about loadalign can be found in section 6.3.2 "Configuring Section Placement Using a SectionSpec" of the BIOS user guide, which can be found at: <CCS_INSTALL>\bios_6_32_05_54\docs Configuring a loadalign of 1024 bytes, specifies to the linker to allocate...
    on Mar 29, 2012

  • Forum Post: Re: Using QMSS in SYSBIOS with MSMC problem A0,A1 etc

    Karthik Ramana Sankar
    Hi Chunlei, Add the following lines in your bench_qmss.cfg file (source): Program.sectMap[".text"] = new Program.SectionSpec(); Program.sectMap[".text"] = "MSMCSRAM"; Program.sectMap[".ti.decompress"] = new Program.SectionSpec(); Program.sectMap[".ti...
    on Mar 30, 2012

  • Forum Post: What's the problem when it shows " ti.sysbios.heaps.HeapMem: line 296: out of memory: handle=0x822320, size=400 "

    Haifei Wu
    Hi all. I am using TMS320C6678 and TMDXEVM6678LE to learn DSP. The bios is 6.32 and MCSDK is 2.0.5.17. To achieve my programming goal, I changed some codes in the mcip_master_main.c from the folder ...\mcsdk_2_00_05_17\demos\image_processing\ipc\master\src. As in my program, I want to use some global...
    on Apr 8, 2012

  • Forum Post: Task Stack Overflow (C6678)

    BrandyJ
    Something is wrong with the design intent of my program. I can’t seem to make the stacks and heaps play together correctly. Here is my program layout: I am running the same executable on 5 cores of a C6678 DSP EVM. This executable initializes the network stack based on the helloWorldUDP...
    on Apr 5, 2012

  • Forum Post: NDK and ICMP frames

    BrandyJ
    Hello, I thought that I disabled these ICMP frames for destination port unreachable. And in fact, it works most of the time, but everyone once in a while 20 or so will spew out, and then it will go back to normal. Any suggestions? Here is the line I added to disable these: rc = 0 ; //don't...
    on May 24, 2012

  • Forum Post: RE: Understanding Event Groups used in NDK 2.21

    Daniel S
    I see that vectid=7 is used for the "Ethernet Switch Interrupt - Used by NIMU library" in the code/documentation. But when I remove the line "Ecm.eventGroupHwiNum[1] = 8;" from my cfg file then the NDK fails to respond to ARP reply messages for some reason. It sends IP request messages...
    on Jul 11, 2012

  • Forum Post: GateMP E_gateUnavailable on C6678

    Vitaliy V.
    Hi folks, in my application I create multiple GateMP instances, one for each FIFO communication channel I use. However, if there are more then about 28 channels GateMP_create() function starts to produces the following error: "ti.sdo.ipc.GateMP: line 1384: E_gateUnavailable: No gates of requested...
    on Jul 25, 2012

  • Forum Post: warning #10237-D: split placement (>>) ignored?

    Dongning Li
    When I build my project I got the following warning message: "./configPkg/linker.cmd", line 304: warning #10237-D: split placement (>>) ignored for ".internal": split run placement for this section is not permitted My cfg files is as follows: switch (Program.platformName...
    on Apr 20, 2012

  • Forum Post: Out of Memory Error from mmBulkAlloc - how to get heap information from handle number?

    BrandyJ
    Hello, I have been very careful with my memory allocation. I have one heap where all my variable allocate from and then one heap for each task that is running so that they will have their own stack. Then I run some code that uses alot of memory. I am expecting to get an out of memory error from a...
    on Aug 8, 2012
12

All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms of Use of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms of Use of this site. TI, its suppliers and providers of content reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

TI Worldwide | Contact Us | my.TI Login | Site Map | Corporate Citizenship | mobile m.ti.com (Mobile Version)

TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs and
embedded processors, along with software, tools and the industry’s largest sales/support staff.

© Copyright 1995-2013 Texas Instruments Incorporated. All rights reserved.
Trademarks | Privacy Policy | Terms of Use