Hi, all
Since the DMA is invoked for the LCD frame buffer, it can't be configured as the cacheable. But I think it can enable the buffer able attribute and set as write back to make full use of the EMIF band width.
So what is the write buffer configuration for the LCD frame buffer?
Thanks!
Yaoming