This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Receive buffer descriptor allocation in the transmit interrupt handler

Hi,

In the AM335x StarterWare V2.00.01.01 ethernet example code in the file "cpswif.c" there is the following code at the end of the transmit interrupt handler:

    send_head = txch->send_head;
    curr_bd = send_head;
  }

  CPSWCPDMAEndOfIntVectorWrite(cpswinst->cpdma_base, CPSW_EOI_TX_PULSE);
  cpswif_rxbd_alloc(cpswinst);
}

The question is, is the last function call "cpswif_rxbd_alloc(...)" really necessary? As this only allocates new free receive buffer decriptors I think it is not necessary to call in the transmit interrupt as there is no change in receive buffer descriptor chain.

Any ideas from TI side?

Thanks and best regards,
Patrick