This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

C66 BIOS cache API bug

Other Parts Discussed in Thread: SYSBIOS

hello:

I am using the c6678, and my project use the bios cache API in C:\ti\bios_6_35_04_50\packages\ti\sysbios\family\c66\Cache.c.

In Cache.c line 203, Cache_block function, line 243:

/* wait for any previous cache operation to complete */
while (*L2WWC != 0) {
/* open a window for interrupts */
Hwi_restore(mask);

/* disable interrupts */
mask = Hwi_disable();
}

here it use L2WWC register to wait for any previous cache operation to complete, L2WWC is just for writeback operation, if I use the writeback-invalidate operation, it is not right. I think maybe here is a bug. 

Best Regards,

Si