This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPD5S115: TPS5S115 SCL and SDA propagtion delay are difference

Part Number: TPD5S115

Test conditions: I2C speed of 400KHZ.
Pull the A-side HPD_A up to 1.8V and the handset AP sends an I2C instruction to test the SCL_A / SDA_A / SCL_B / SDA_B-side waveform (B-side HDMI terminal is floating and not connected).
The problem is:
1. SCL_B is delayed by about 800 ns compared to the falling edge of SCL_A. (Refer to 1.8v-5v-scl.bmp)


2, SDA_B is delayed by about 350ns compared to SDA_A falling edge. (Refer to 1.8v-5v-sda.bmp)


While the normal value of the specification value of 370ns, that is, SDA is in line with the specifications of the book, but the SCL does not meet, and the difference is more.
Because the delay of SCL will cause problems with B-side I2C timing. (Refer to 5v-scl-sda.bmp)

4 Replies

  • I apologize for my delay. I will study this and get back to you.

    Regards,

    Cameron

  • In reply to Cameron Phillips:

    Hi, Cameron

         Have you checked this question? My customer has the same question  now .   Thank you .

        

  • In reply to qiang xiang:

    I have been looking at this and I apologize that it has been so long.
    Do you have a schematic?

    I do not see an obvious reason why SCL would be different from SDA because they have the same internal structure.

    Regards,
    Cameron
  • In reply to Cameron Phillips:

    Hi, Cameron,

       The schematic of TPD5S115 is belows:

    Thanks.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.