Is it possible to have someone review my XIO2001 schematics? Just would like a quick check to make sure I'm not missing anything obvious. The application is an add-in card. Moving an existing PCI design to PCIe.
Thank you,
Steve
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Is it possible to have someone review my XIO2001 schematics? Just would like a quick check to make sure I'm not missing anything obvious. The application is an add-in card. Moving an existing PCI design to PCIe.
Thank you,
Steve
Hello Elias. Thank you very much for your assistance. The XIO2001 page is attached.
Best regards,
Steve
Hello,
Few comments:
1. Terminal 84 is VDD_PLL and must be isolated from the rest of the 1.5V terminals.
2. Each one of the VCCP requires a 1k resistor.
3. Control the power-up de-assertion of terminal GRST#, you can use a passive RC circuit to create the desired delay, refer to power-up sequence described on datasheet.
4. You have a short circuit on SCL and SDA.
Everything else looks correct, review the Implementation guide at ti.com regarding the layout recommendations.
Regards
Elias-
One additional question. What is the value of the internal pull-up on GRST#? How tightly controlled is this value? Or is this a current source? Trying to understand a safe value for the external capacitor for timing.
Why is this RC not included on the EVM?
Thank you.
Best regards,
Steve
Hello,
I'll need to ask Design team about the pull-up vale but a 0.1uF capacitor should provide a good power-up timing for GRST#.
Regards.