ODCK clock for TFP401

Saravana kumar

Other Parts Discussed in Thread: TFP401

Hi Team,

If I'm using screen resolution of 800 x 600 at screen refresh rate of 60Hz from the PC and I'm using DVI-D(Single Link) which connects to TFP401. What would be the ODCK frequency?

In other words, what is the factor determines the ODCK frequency?

over 7 years ago

0 Elias Villegas M. over 7 years ago

TI__Guru* 76130 points

Hello,
The ODCK is approximately [(H_pixels)*(V_pixels)*(refresh rate)]+(blanking)
The blanking differs from graphics processor.
In your case it will be approximately 800*600*60=28.8 MHz plus blanking (usually from 10% to 15%)
Regards

0 Saravana kumar over 7 years ago in reply to Elias Villegas M.

Prodigy 35 points

Hi Elias,
Noted and thanks for your reply.
In my design, the ODCK clock always in approximately frequency of ~850khz regardless of any screen resolution. What could be the reason? Moreover, the VSYNC, HSYNC and DE signals always in the state of logic high, means to say, there is no any pulsing signal. Below are the pin configuration for the TFP401 that I've done thru a PLD:-

ST pin :- Logic High (+3.3v)
STAG pin :- Logic High (+3.3v)
DFO pin :- Logic High(+3.3v)
PIXS pin :- Logic High(+3.3v)
OCK_INV pin :- Logic High(+3.3v)
PD pin :- Unconnected
PDO pin :- Unconnected

Did I left off any of the configuration for the TFP401? Please advice.
Thank You.

Best Regards,
kumar

0 Elias Villegas M. over 7 years ago in reply to Saravana kumar

TI__Guru* 76130 points

Seems like the TFP401 is not detecting any valid signal on the TMDS inputs, what is the state of SCDT?
Can you provide scope captures of the TMDS signals?

0 Saravana kumar over 7 years ago in reply to Elias Villegas M.

Prodigy 35 points

Hi,
SCDT always Logic low at TFP401.
The TMDS signals from the PC's graphic card such as (Rx0+/-), (Rx1+/-), (Rx2+/-) and (RxC+/-) thru the DVI connector, all were in Logic High. Yet, when I connects the DVI cable from the PC to a LCD monitor, I'm able to get the display correctly(It's show that the graphic card works well). And I believed that the TMDS signals hardly capture by the scope.

0 Elias Villegas M. over 7 years ago in reply to Saravana kumar

TI__Guru* 76130 points

If SCDT is low that means that the TFP401 is not receiving a valid TMDS signal, the TMDS signals should NOT be static high, can you take a scope capture of the TMDS signals?
It looks like your TMDS source is not detecting the TFP401, can you provide your schematics?

0 jianfeng he over 6 years ago in reply to Elias Villegas M.

Prodigy 30 points

Hi, recently I have faced the same conditoin like you (connect PC with 401 thru a DVI connector ,but no valid signal be dected at 401 output pins,like ODCk),could you give me some advice on how to sovle it ?

0 Elias Villegas M. over 6 years ago in reply to jianfeng he

TI__Guru* 76130 points

Hello,
Please provide your schematic.
Does the HDMI signal contains embedded audio?
Have you tried multiple resolutions?
Regards

0 jianfeng he over 6 years ago in reply to Elias Villegas M.

Prodigy 30 points

Hello,thanks for your help!

My source is a DVI signal from a PC host and till now ,I have not tried any other resolution except the default(1920*1080/60HZ).

Best regards!

0 Elias Villegas M. over 6 years ago in reply to jianfeng he

TI__Guru* 76130 points

Hello,
The VESA standard pixel clock for a 1920x1080@60fps is 173MHz which is out of the spec of the TFP401.
Can you try with a lower resolution? Or you can adjust the FPS=50, that would give you a pixel frequency of 141.5MHz which is supported by the TFP401.
Regards

0 jianfeng he over 6 years ago in reply to Elias Villegas M.

Prodigy 30 points

OK，I will have a try!

But I did not find the VESA standards for 1080p.I just found a 1080p standard that is 2200(1920)*1125(1080)/60hz with the clock frequence 148.5MHZ.

Could you show me your VESA standards for 1080p?

Best regards

Interface

Interface forum

ODCK clock for TFP401