• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 32 subscribers
  • Views 633 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83848Q-Q1: Review DP83848 SCH and give me some Proposal

Bin Long
Prodigy 160 points
Part Number: DP83848Q-Q1

Dear Sir

I uesed TI  CPU AM335X and DP83848Q-Q1 in my new project.

But some issue happend.  DP83848 can't connumicate when the status of the register is normal.

Could you please help to give me some proposal?

As the attactment is the SCH and Register .

DP83848-Q.PDF

c

  • 0
    TI__Mastermind 23675 points
    Hi Bin,

    I am a bit confused by your schematic since the nets appear to have shifted.
    Can you re-send with the nets aligned to the pins?

    Can you probe for me the XI clock? I could like to see the frequency tolerance and jitter of this clock.

    Are you sharing the 50MHz clock between the MAC and PHY?
    Why is UART5_RXD routed to so many pins? Maybe I am just confused with the net labels.

    Kind regards,
    Ross