This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83867IR: TX is not communicating - Rx shows traffic at 1GB - any help appreciated

Part Number: DP83867IR

Hi all,

 

we are running a new design with a 83867IR Ethernet Phy. Unfortunately on the TX lines there is NO activity and we cant find out whats happening here.

When inserting the cable , the driver tells "1Gb link" connected, RX clock will change to 125Mhz and some RX lines are  toggeling when "pinging" this device from outside, LEDs  are blinking.

But - on the TX side - nothing happens . I have compared this to the "older" device we had (83865DVH) , there is some clock seen also on the TX_CLK pin when connected in 1GB Mode.

So - could you please have a quick look on the schematic  ? Are we doing here something wrong ? Any idea where to check ?

Any help is appreciated.

 

Thanks

Herbert

  • Hi Herbert,

    Your schematic is not coming through. I only see a broken image icon. Can you try to repost it?

    Which MAC interface are you using? GMII or RGMII? In RGMII mode, the MAC(processor) is responsible for generating the TX_CLK signal, the PHY will not output this.

    Best Regards,
  • Hi Robert,

    I will try to attach the files again here.

    We are using GMII Mode at 1GBit.

    Kindest regards

    Herbert

  • Hi Herbert,

    Your schematic looks OK.

    The MAC layer is responsible for sourcing the GTX_CLK during 1G operation. It appears your driver is aware it is in 1G operation, so the MAC should be attempting to communicate. Are the TXD[7:0] lines presenting data to the PHY?

    It looks like you have a typo in the net name GXT_CLK, but the net name is consistent on the portion of the schematic I see here, so i don't suspect a broken net. Can you ensure the net name is correct on your processor.

    Everything with the PHY appears to be OK. With the link up, can you provide an output of the registers from 0x0 to 0x1f and 0x6e, 0x6f? This will just confirm the PHY is operating as expected.

    Best Regards,
  • Hi Rob

    many thanks for your feedback.

    I have made some measurments today, running ping on both sides continuisly.

    TX transfers some data, TX_CTRL , RX_CTRL shows some pulse, also COL show a pulse.

    The measurments are included here in the schematic. Have you any additional idea here ?

    The output of the registers is also included.

    Kindest regards

    Herbert

    mdio read 1 0-1ff
    1 is not a known ethernet
    Reading from bus ethernet@4800000
    PHY at address 1:
    0 - 0x1140
    1 - 0x796d
    2 - 0x2000
    3 - 0xa231
    4 - 0x1e1
    5 - 0xcde1
    6 - 0x6f
    7 - 0x2001
    8 - 0x4006
    9 - 0x300
    10 - 0x3800
    11 - 0x0
    12 - 0x0
    13 - 0x0
    14 - 0x0
    15 - 0x3000
    16 - 0x5048
    17 - 0xbf02
    18 - 0x0
    19 - 0x1c40
    20 - 0x29c7
    21 - 0x0
    22 - 0x0
    23 - 0x40
    24 - 0x6150
    25 - 0x4444
    26 - 0x2
    27 - 0x0
    28 - 0x0
    29 - 0x0
    30 - 0x2
    31 - 0x0
    32 - 0x1140
    33 - 0x796d
    34 - 0x2000
    35 - 0xa231
    36 - 0x1e1
    37 - 0xcde1
    38 - 0x6d
    39 - 0x2001
    40 - 0x4006
    41 - 0x300
    42 - 0x3800
    43 - 0x0
    44 - 0x0
    45 - 0x0
    46 - 0x0
    47 - 0x3000
    48 - 0x5048
    49 - 0xaf02
    50 - 0x0
    51 - 0x0
    52 - 0x29c7
    53 - 0x0
    54 - 0x0
    55 - 0x40
    56 - 0x6150
    57 - 0x4444
    58 - 0x2
    59 - 0x0
    60 - 0x0
    61 - 0x0
    62 - 0x2
    63 - 0x0
    64 - 0xffff
    65 - 0xffff
    66 - 0xffff
    67 - 0xffff
    68 - 0xffff
    69 - 0xffff
    70 - 0xffff
    71 - 0xffff
    72 - 0xffff
    73 - 0xffff
    74 - 0xffff
    75 - 0xffff
    76 - 0xffff
    77 - 0xffff
    78 - 0xffff
    79 - 0xffff
    80 - 0xffff
    81 - 0xffff
    82 - 0xffff
    83 - 0xffff
    84 - 0xffff
    85 - 0xffff
    86 - 0xffff
    87 - 0xffff
    88 - 0xffff
    89 - 0xffff
    90 - 0xffff
    91 - 0xffff
    92 - 0xffff
    93 - 0xffff
    94 - 0xffff
    95 - 0xffff
    96 - 0xffff
    97 - 0xffff
    98 - 0xffff
    99 - 0xffff
    100 - 0xffff
    101 - 0xffff
    102 - 0xffff
    103 - 0xffff
    104 - 0xffff
    105 - 0xffff
    106 - 0xffff
    107 - 0xffff
    108 - 0xffff
    109 - 0xffff
    110 - 0xffff
    111 - 0xffff
    112 - 0xffff
    113 - 0xffff
    114 - 0xffff
    115 - 0xffff
    116 - 0xffff
    117 - 0xffff
    118 - 0xffff
    119 - 0xffff
    120 - 0xffff
    121 - 0xffff
    122 - 0xffff
    123 - 0xffff
    124 - 0xffff
    125 - 0xffff
    126 - 0xffff
    127 - 0xffff
    128 - 0xffff
    129 - 0xffff
    130 - 0xffff
    131 - 0xffff
    132 - 0xffff
    133 - 0xffff
    134 - 0xffff
    135 - 0xffff
    136 - 0xffff
    137 - 0xffff
    138 - 0xffff
    139 - 0xffff
    140 - 0xffff
    141 - 0xffff
    142 - 0xffff
    143 - 0xffff
    144 - 0xffff
    145 - 0xffff
    146 - 0xffff
    147 - 0xffff
    148 - 0xffff
    149 - 0xffff
    150 - 0xffff
    151 - 0xffff
    152 - 0xffff
    153 - 0xffff
    154 - 0xffff
    155 - 0xffff
    156 - 0xffff
    157 - 0xffff
    158 - 0xffff
    159 - 0xffff
    160 - 0xffff
    161 - 0xffff
    162 - 0xffff
    163 - 0xffff
    164 - 0xffff
    165 - 0xffff
    166 - 0xffff
    167 - 0xffff
    168 - 0xffff
    169 - 0xffff
    170 - 0xffff
    171 - 0xffff
    172 - 0xffff
    173 - 0xffff
    174 - 0xffff
    175 - 0xffff
    176 - 0xffff
    177 - 0xffff
    178 - 0xffff
    179 - 0xffff
    180 - 0xffff
    181 - 0xffff
    182 - 0xffff
    183 - 0xffff
    184 - 0xffff
    185 - 0xffff
    186 - 0xffff
    187 - 0xffff
    188 - 0xffff
    189 - 0xffff
    190 - 0xffff
    191 - 0xffff
    192 - 0xffff
    193 - 0xffff
    194 - 0xffff
    195 - 0xffff
    196 - 0xffff
    197 - 0xffff
    198 - 0xffff
    199 - 0xffff
    200 - 0xffff
    201 - 0xffff
    202 - 0xffff
    203 - 0xffff
    204 - 0xffff
    205 - 0xffff
    206 - 0xffff
    207 - 0xffff
    208 - 0xffff
    209 - 0xffff
    210 - 0xffff
    211 - 0xffff
    212 - 0xffff
    213 - 0xffff
    214 - 0xffff
    215 - 0xffff
    216 - 0xffff
    217 - 0xffff
    218 - 0xffff
    219 - 0xffff
    220 - 0xffff
    221 - 0xffff
    222 - 0xffff
    223 - 0xffff
    224 - 0xffff
    225 - 0xffff
    226 - 0xffff
    227 - 0xffff
    228 - 0xffff
    229 - 0xffff
    230 - 0xffff
    231 - 0xffff
    232 - 0xffff
    233 - 0xffff
    234 - 0xffff
    235 - 0xffff
    236 - 0xffff
    237 - 0xffff
    238 - 0xffff
    239 - 0xffff
    240 - 0xffff
    241 - 0xffff
    242 - 0xffff
    243 - 0xffff
    244 - 0xffff
    245 - 0xffff
    246 - 0xffff
    247 - 0xffff
    248 - 0xffff
    249 - 0xffff
    250 - 0xffff
    251 - 0xffff
    252 - 0xffff
    253 - 0xffff
    254 - 0xffff
    255 - 0xffff
    256 - 0xffff
    257 - 0xffff
    258 - 0xffff
    259 - 0xffff
    260 - 0xffff
    261 - 0xffff
    262 - 0xffff
    263 - 0xffff
    264 - 0xffff
    265 - 0xffff
    266 - 0xffff
    267 - 0xffff
    268 - 0xffff
    269 - 0xffff
    270 - 0xffff
    271 - 0xffff
    272 - 0xffff
    273 - 0xffff
    274 - 0xffff
    275 - 0xffff
    276 - 0xffff
    277 - 0xffff
    278 - 0xffff
    279 - 0xffff
    280 - 0xffff
    281 - 0xffff
    282 - 0xffff
    283 - 0xffff
    284 - 0xffff
    285 - 0xffff
    286 - 0xffff
    287 - 0xffff
    288 - 0xffff
    289 - 0xffff
    290 - 0xffff
    291 - 0xffff
    292 - 0xffff
    293 - 0xffff
    294 - 0xffff
    295 - 0xffff
    296 - 0xffff
    297 - 0xffff
    298 - 0xffff
    299 - 0xffff
    300 - 0xffff
    301 - 0xffff
    302 - 0xffff
    303 - 0xffff
    304 - 0xffff
    305 - 0xffff
    306 - 0xffff
    307 - 0xffff
    308 - 0xffff
    309 - 0xffff
    310 - 0xffff
    311 - 0xffff
    312 - 0xffff
    313 - 0xffff
    314 - 0xffff
    315 - 0xffff
    316 - 0xffff
    317 - 0xffff
    318 - 0xffff
    319 - 0xffff
    320 - 0xffff
    321 - 0xffff
    322 - 0xffff
    323 - 0xffff
    324 - 0xffff
    325 - 0xffff
    326 - 0xffff
    327 - 0xffff
    328 - 0xffff
    329 - 0xffff
    330 - 0xffff
    331 - 0xffff
    332 - 0xffff
    333 - 0xffff
    334 - 0xffff
    335 - 0xffff
    336 - 0xffff
    337 - 0xffff
    338 - 0xffff
    339 - 0xffff
    340 - 0xffff
    341 - 0xffff
    342 - 0xffff
    343 - 0xffff
    344 - 0xffff
    345 - 0xffff
    346 - 0xffff
    347 - 0xffff
    348 - 0xffff
    349 - 0xffff
    350 - 0xffff
    351 - 0xffff
    352 - 0xffff
    353 - 0xffff
    354 - 0xffff
    355 - 0xffff
    356 - 0xffff
    357 - 0xffff
    358 - 0xffff
    359 - 0xffff
    360 - 0xffff
    361 - 0xffff
    362 - 0xffff
    363 - 0xffff
    364 - 0xffff
    365 - 0xffff
    366 - 0xffff
    367 - 0xffff
    368 - 0xffff
    369 - 0xffff
    370 - 0xffff
    371 - 0xffff
    372 - 0xffff
    373 - 0xffff
    374 - 0xffff
    375 - 0xffff
    376 - 0xffff
    377 - 0xffff
    378 - 0xffff
    379 - 0xffff
    380 - 0xffff
    381 - 0xffff
    382 - 0xffff
    383 - 0xffff
    384 - 0xffff
    385 - 0xffff
    386 - 0xffff
    387 - 0xffff
    388 - 0xffff
    389 - 0xffff
    390 - 0xffff
    391 - 0xffff
    392 - 0xffff
    393 - 0xffff
    394 - 0xffff
    395 - 0xffff
    396 - 0xffff
    397 - 0xffff
    398 - 0xffff
    399 - 0xffff
    400 - 0xffff
    401 - 0xffff
    402 - 0xffff
    403 - 0xffff
    404 - 0xffff
    405 - 0xffff
    406 - 0xffff
    407 - 0xffff
    408 - 0xffff
    409 - 0xffff
    410 - 0xffff
    411 - 0xffff
    412 - 0xffff
    413 - 0xffff
    414 - 0xffff
    415 - 0xffff
    416 - 0xffff
    417 - 0xffff
    418 - 0xffff
    419 - 0xffff
    420 - 0xffff
    421 - 0xffff
    422 - 0xffff
    423 - 0xffff
    424 - 0xffff
    425 - 0xffff
    426 - 0xffff
    427 - 0xffff
    428 - 0xffff
    429 - 0xffff
    430 - 0xffff
    431 - 0xffff
    432 - 0xffff
    433 - 0xffff
    434 - 0xffff
    435 - 0xffff
    436 - 0xffff
    437 - 0xffff
    438 - 0xffff
    439 - 0xffff
    440 - 0xffff
    441 - 0xffff
    442 - 0xffff
    443 - 0xffff
    444 - 0xffff
    445 - 0xffff
    446 - 0xffff
    447 - 0xffff
    448 - 0xffff
    449 - 0xffff
    450 - 0xffff
    451 - 0xffff
    452 - 0xffff
    453 - 0xffff
    454 - 0xffff
    455 - 0xffff
    456 - 0xffff
    457 - 0xffff
    458 - 0xffff
    459 - 0xffff
    460 - 0xffff
    461 - 0xffff
    462 - 0xffff
    463 - 0xffff
    464 - 0xffff
    465 - 0xffff
    466 - 0xffff
    467 - 0xffff
    468 - 0xffff
    469 - 0xffff
    470 - 0xffff
    471 - 0xffff
    472 - 0xffff
    473 - 0xffff
    474 - 0xffff
    475 - 0xffff
    476 - 0xffff
    477 - 0xffff
    478 - 0xffff
    479 - 0xffff
    480 - 0xffff
    481 - 0xffff
    482 - 0xffff
    483 - 0xffff
    484 - 0xffff
    485 - 0xffff
    486 - 0xffff
    487 - 0xffff
    488 - 0xffff
    489 - 0xffff
    490 - 0xffff
    491 - 0xffff
    492 - 0xffff
    493 - 0xffff
    494 - 0xffff
    495 - 0xffff
    496 - 0xffff
    497 - 0xffff
    498 - 0xffff
    499 - 0xffff
    500 - 0xffff
    501 - 0xffff
    502 - 0xffff
    503 - 0xffff
    504 - 0xffff
    505 - 0xffff
    506 - 0xffff
    507 - 0xffff
    508 - 0xffff
    509 - 0xffff
    510 - 0xffff
    511 - 0xffff
    sc1810a>mdio read 1 6e
    1 is not a known ethernet
    Reading from bus ethernet@4800000
    PHY at address 1:
    110 - 0xffff
    sc1810a>mdio read 1 6f
    1 is not a known ethernet
    Reading from bus ethernet@4800000
    PHY at address 1:
    111 - 0xffff
    sc1810a>

    Hi Herbert,

    Your schematic looks OK.

    The MAC layer is responsible for sourcing the GTX_CLK during 1G operation. It appears your driver is aware it is in 1G operation, so the MAC should be attempting to communicate. Are the TXD[7:0] lines presenting data to the PHY?

    It looks like you have a typo in the net name GXT_CLK, but the net name is consistent on the portion of the schematic I see here, so i don't suspect a broken net. Can you ensure the net name is correct on your processor.

    Everything with the PHY appears to be OK. With the link up, can you provide an output of the registers from 0x0 to 0x1f and 0x6e, 0x6f? This will just confirm the PHY is operating as expected.

    Best Regards,

  • Hi Herbert,

    I think you may not be accessing the extended registers properly. Most MACs do not implement the 4 register read/write method needed to properly read the values of registers 0x20 and higher. You can see this in your data where your read back values repeat from register 0x20 to 0x3f

    Please review the datasheet section 8.4.2.1.3 and 8.4.2.1.4 for the proper method.

    It seems like your DP83867IR may be in RGMII mode. We will know this by reading register 0x32, 0x6E and 0x6F

    Best Regards,
  • Dear Rob,

    could you please provide us a complete set of registers (for GBMode) to be written to the device to have a basis initialisation that is proven ?

    Would be a great help.

    Many thanks ,
    Kindest regards
    Herbert