TLK10031: TLK10031 bring up issue
Part Number: TLK10031
Could you let me some advice for XAUI to SFI/XFI?
I already referred to https://e2e.ti.com/support/interface/f/138/p/760354/2852936?tisearch=e2e-sitesearch&keymatch=TLK10031#2852936 in order to configure XAUI to XFI.
But LS_PLL_LOCK and HS_PLL_LOCK field indicated PLL-unlock.
So I'd like to get some advice about setting up. while debugging problem, I dobule checked hardware strapping for 10G-KR( MODE_SEL, 1E.0001 bit 10 in accordance with Table 7-2).
Current MODE_SEL is set to PD.
Q1) CHANNEL_CONTROL_1 :
the default value of This register is 0x0B24. What is right value of SW_PCS_SEL & SW_DEV_MODE_SEL for XAUI to XFI/SFI? I tried 0x324 or 0x724 to CHANNEL_CONTROL_1
Q2) HS_CH_CONTROL_1 (register = 0x001D) (default = 0x0000) (device address: 0x1E)
According to the description of bit [13:12], REFCLK_FREQ_SEL_1,REFCLK_FREQ_SEL_0, HS_PLL_MULT,LS_MPY field on 1E.0002, 1E0003 must be set up automatically.
when I read two register, HS_PLL_MULT field had 0xD. but Accoriding to Table 7-1, It should have 0xC for 16.5 multiplier. Do you think which one affected default vaule of HS_PLL_MULT(0x0D)?
When user wants to apply manual setting according description on REFCLK_FREG_SEL1, Is there any specific necessary sequence?
Q3) Does link status on HS, LS Interface affect LS_PLL_LOCK and HS_PLL_LOCK 's value?
appreciate your help in advacne.
First off, the LS and HS settings for XAUI-to-SFI and XAUI-to-KR are the same. From a PHY configuration perspective the one difference is that link training and auto-neg should be disabled when operating in SFI mode (vs KR.) I would recommend to check the following:
Table 7-1. Specific Line Rate and Reference Clock Selection for the 10GBASE-KR Mode:
LOW SPEED SIDE
HIGH SPEED SIDE
SERDES PLL Multiplier
See below related to the questions,
HSSC Applications Engineer
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Rodrigo Natal:
Hi Rodrigo Natal
appreciate your prompt answer.
I have two questions more
From your comment, TLK10031 should be operated after applying register setting on https://e2e.ti.com/support/interface/f/138/p/760354/2852936?tisearch=e2e-sitesearch&keymatch=TLK10031#2852936
First question, Regarding MOD_SEL , you recommend that MOD_SEL pin should be set high, for fixed 10G rate operation on HS side.
But Table 7-2 describes it should be low as below table. which one is right?
Second qustion is what is expected value on HS_PLL_MULT when REFCLK_FREQ_SEL_1 is set to be b'0. As I wrote, I expected it as 0xC. but read value was 0xD.
In order to check if TLK10031 was operated normally or not, I set powerdown on PMD, PCS and adjusted SWING level.
But Regardless of setting, output level of HS interface was kept a same output status. in other words, the powerdown and swing level setting were not applied as expected.
so I would like to aske your schematic reiew which is attached.
Basically, I reviewed basic strapping based on datasheet and Bring Up Procedures which is targeted to TLK10232 togther with Linked question on E2E.
Please review the attached schematic.
Basically, I referred to below comment on the attached application note (page 11) for xaui to xfi together with comment on e2e site, except for REFCLK_SEL
Set in KR manual mode with Auto Negotiation and Link Training off• Device Pin Settingso Ensure ST input pin is Lowo Ensure MODE_SEL input pin is Lowo Ensure PRBSEN input pin is Lowo Ensure REFCLK_SEL input pin is Low
In reply to YoungYun Kim:
I am sorry for many questions. But I need your help so as to verify if TLK10031 is operated normally or not.
As I wrote, I 0272.0755.tlk10232_BringupProcedures_v2.pdfreferred to a couple of e2e ticket for bring up or initiliaztion of TLK10031 in addition to Bring Up Procedures (the attached applicatio note )
I believe I figured out register setting guide on e2e ticket and the application note well.
But unfortunately, I didn't faced expected operation. Please let me have your commnet for below questions.
1) 0x1e. 8020 register
one of register setting TI has recommended is to set 0x3ff on 0x1e.8020. But I can't relevant register information on datasheet.
So I went through a few datasheets and found a related Register in TLK10034.
Q) Ask for confirmationon if TLK10031 also has the same Register field.
2) Failed to control power down and Swing level on HS.
In order to check if register setting was applied as well, I tried to power down on PMA/PMD Registers or PCS register, CHANNEL_CONTROL_1.
After applied Power down through one of them, I tried it without or with data path reset.( 0x1e.000e )
Furthermore, I also tired to chnage swing level on HS via 0x1e.0003( HS_SERDES_CONTROL_2)
--> Consequence was that Output on HS didn't change at all.Regardless of trial( Power down, Swing control), the HS output remained in its initial swing state.
Q) is there recommend sequence to control swing by the above registers?
Q) Please help what I should do in order to check if chip is normal
thank for kind help in advance.
It is not clear to me whether basic MDIO communication to the PHY is successfully happening on your system board. Can you read a few PHY STATUS registers and confirm that you are able to observe the default bit values as per the datasheet? if possible please provide a full TLK PHY chip status registers values dump.
I would recommend to focus on the TLK10031 datasheet as your point of reference to avoid confusion.
For CL45 operation verification , as first step , I read PHY Identification value which is fixed and other registers to compare dump value with default value.
and As second step, write values on several registers and read them back for written value comparision.
I didn't find any problem on CL45 operation.
Anyhow, I will update chip status registers values.
We found what caused the above problem. but We still want to take your confirmation for device 0x1e register 0x8020.
Could you please confirm if TLK10031 has the same register infomraion with TLK10034.
We just want to take your confiratmon about that register fileds on Device 0x1e register 0x8020 exist on both TLK10031 and TLK10034.
Below description is copied from TLK10034 ( register address : Device 0x1e, register 0x8020). But two devices have different default values on datasheet.
Please help me clarify 0x1e register 0x8020.
0x1e register 0x8020 is RESERVED on the TLK10031.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.