Hi Team,
My customer and I have come across the FPD-Link Margin Analysis Program (MAP). It appears that this only covers the forward channel, though. Is there anything of this sort for the back channel (BCC), or is the assumption that if the forward channel has margin, then the BCC is going to be just fine?
In addition to the above question, are there any settings on the serializer side that can be tweaked to give insight into the link margin, or is the forward channel TX side simply fixed? We noticed that the '953 has a set of indirectly accessible registers for the FPD3 TX.
Thanks in advance for your help,
Mitchell