This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • Resolved

PC16552D RECEIVER SAMPLING timing.

Prodigy 20 points

Replies: 2

Views: 94

There is a plan to change the PC16552D to NS16C2552.
PC16552D is for end of production.
The data sheet of NS16C2552 has the following description of "RECEIVER SAMPLING CLOCK".

"P32 of the NS16C2552, NS16C2752 data sheet
The UART receiver has an internal sampling clock that is 16X the data rate.
The sampling clocks allow data to be sampled at the 6/16 to 7/16 point of each bit.”

There is no description of "RECEIVER SAMPLING CLOCK" in the data sheet of NS16C2552
Would you tell us the "SAMPLING CLOCK to allow RECEIVER DATA" of PC16552D.

  • Hello user,

    The PC16552D samples data 33 nano seconds after the 8th rising edge of the receiver sampling clock.

    -Bobby

  • In reply to BOBBY:

    Hello Bobby.
    Thank you very much for your answer.
    I understand the RECEIVER DATA timing.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.