This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: SN65DSI86
We have a requirement for 4K@60fps eDP with 8/10 bit HDR support. We are planning to convert two 4 lane DSI1.2(2.1 Gbps per lane) to eDP 4K@60fps using SN65DSI86 bridge IC.
May I know whether SN65DSI86 support 8/10 bit HDR?
Thanks & Regards,
For DSI86, the dual-channel DSI receiver configurable for one, two, three, or four D-PHY Data Lanes per channel operating up to 1.5 Gbps Per Lane. 2.1G per lane is outside the max 1.5G supported data rate and can't be supported by the DSI86.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to David (ASIC) Liu:
Thanks for the prompt reply,
2.1 Gbps per lane is the maximum capability of the D-PHY controller on SOC. we will use dual-channel DSI at 1.33Gbps per lane (<1.5Gbps per lane) to achieve 4K@ 60fps eDP.
May I know whether eDP at 4K60fps with 8/10 bit HDR is supported on SN65DSI86?
In reply to Gireesh Nair40:
Please see attached app note: http://www.ti.com/lit/an/slla425/slla425.pdf. Please use this app note to calculate the requirement.
For the DSI86, we can only support 4k@60Hz 18bpp, but not 24bpp.
Thanks for the input.
Our knowledge on HDR Technology is preliminary. Based on the information we have gathered from VESA website( displayhdr.org/.../ ), we understand that it requires a minimum of 24bpp to support HDR. We also understand from your inputs for our resolution and frame rate requirements (4K@60 Hz) SN65DSI86 can support only 18bpp. Would it be correct to say that HDR cannot be supported for this requirement?
If we had to scale down our resolution and frame rate requirements to something lower that can be supported by 24 bpp, would HDR then be supported with SN65DSI86?
May I also request you to confirm if HDR as a feature has been validated with the SN65DSI86? Regards,Gireesh
The Stream_Bit_Rate = Pixel Clock x BPP, and
Min_Required_DSI_CLK_FREQ = Stream_Bit_Rate / (Min_Number_DSI_Lanes x 2)
Knowing the particular Pixel Clock frequency and BPP of the resolution you want to support, you can then use the above two formulas to calculate the minimum DSI clock frequency and make sure it does not violate the maximum DSI clock frequency.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.