This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCS/DS90UB941AS-Q1: how to set DS90UB941AS-Q1 Regs when in sync event mode?

Part Number: DS90UB941AS-Q1

Tool/software: Code Composer Studio

in e2e.ti.com/.../808402,reply :

1. 941/948 is one bridge to transmit the input video signals from DSI port to OpenLDI output. In 948 side, it has no video timing re-gen., in 941as side, dependent on the input DSI timing mode from SoC, 941as can re-gen. input video timing. if SoC output is sync. pulse mode, 941as can recover it well, for sync. event mode, 941as can generate the video input timing with reg. setting. pls check DSI indirect reg. 0x20 in 941as d/s.

i read newest 941 datasheet ,there are only DSI_HSW_CFG and DSI_VSW_CFG Regs for setting,how to set hbp,hfp,vbp.vfp?

  • Hu,

    yes, only HSW/VSW can be configured if you set the sync_event mode. pls check the d/s. For the HBP/HFP/VBP/VFP, their timings are dependent on the DSI input video format.

    Sync Events: If the DSI source is configured to only send Sync Events, the DS90UB941AS-Q1 generates VS
    and HS pulses on FPD-Link III as configured in registers. The following DSI packets are used with Sync Events:
    • 0x01: VSYNC_START (VSS); also implies HSS
    • 0x21: HSYNC_START (HSS)
    Configuring Sync Events: Enabling Sync Event support is done in the DSI indirect register DSI_CONFIG_0
    (0x20). The HS and VS pulse widths are independently configurable in the DSI indirect registers DSI_HSW_CFG
    and DSI_VSW_CFG.

    best regards,

    Steven

  • i understand your reply:

    1,if source mipi dsi is sync pulse; the 941 wil recovery HBP/HFP/VBP/VFP/HSW/VSW etc. from DSI input video; we do not set Regs in 941?

    2,if source mipi dsi is sync event, we should set HSW/VSW REGs for 941?

  • i understand your reply:

    1,if source mipi dsi is sync pulse; the 941 wil recovery HBP/HFP/VBP/VFP/HSW/VSW etc. from DSI input video; we do not set Regs in 941?

    2,if source mipi dsi is sync event, we should set HSW/VSW REGs for 941?

  • Hi, please see below replies:

    1. yes, all can use the default values

    2. yes, you can use the default setting.

    best regards,

    Steven