• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 354 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN65DSI86: Questions for SN65DSI86 PLL unlock issue

Jacky Wang(QD)
Genius 9950 points
Part Number: SN65DSI86

Hi experts,

Our customer is using SN65DSI86 and found that it will report PLL unlock issue after register initialization, can you help to check what's problem in here?

Thanks a lot!

  • 0
    TI__Guru*** 139875 points

    Jack

    Are they using REFCLK or DSI_CLK? What is the clock frequency? Have they physically measured the clock input to verify the correct clock is present at the DSI86 input?

    Thanks

    David

  • 0 in reply to David (ASIC) Liu
    TI__Genius 9950 points

    Hi David,

    Thanks for the reply. Customer is using DSI_CLK in their application, we will request them to double check the frequency and quality firstly. BTW, they are also having a Start Semi-Auto Link Training issue in below, can you help to check what's the possible reason?

    1. Sometimes 0x96 register configured to 0x09, Fast link training, which can be successful, and some panels can work.
    2. Sometimes 0x96 register configured to 0x0A, Auto link training, which can be successful, and some panels can work.
    3. Sometimes no matter 0x96 register configured to 0x09 or 0x0A, no panels can work.

  • 0 in reply to Jacky Wang(QD)
    TI__Guru*** 139875 points

    Jacky

    Please refer to section 8.4.5.7 for the difference in DP Main Link Training. 

    There could be multiple factors going into why the panel would fail the link training. Can they please dump out register 0xF0h to 0xF8h for the failing cases?

    Thanks

    David