• State TI Thinks Resolved
  • Locked Locked
  • Replies 5 replies
  • Answers 3 answers
  • Subscribers 32 subscribers
  • Views 215 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

Performance of Industrial Channel Link parts

DS92LV0422: Lock frequency margin

Yuto Sakai
Mastermind 6100 points
Part Number: DS92LV0422
Other Parts Discussed in Thread: DS92LV0421

Hi,

The customer uses DS92LV0421 / 0422 as a camera link product.
The camera link standard has a clock frequency of 20-85MHz,
which exceeds the SerDes clock frequency range,
but could be locked to 85MHz under customer conditions.

Therefore, They would like to estimate how much operating frequency margin the customer condition has.
How much are the temperature dependence and core voltage dependence of the operating frequency margin?
It does not have to be a guaranteed value.

[Customer conditions]
Temperature: -5 ~ 45 ℃
Deserializer core voltage: 1.8V

Best regards,
Yuto Sakai

  • 0
    TI__Guru* 98505 points

    Hello Yuto,

    We have only validated performance for our devices across the parameters listed in the datasheet so unfortunately we can not give any margin outside of those parameters. The customer should ensure that the device is used with PCLK <= 75MHz so that across device variance and application conditions they will not see a failure. 

    Best Regards,

    Casey 

  • 0 in reply to Casey McCrea
    Mastermind 6100 points

    Hi Casey,

    I'm sorry for late reply.

    Could you let me ask an additional question.
    I think that lock frequency has temperature dependency and core voltage dependency even at PCLK <75MHz.
    Is there a tendency for temperature dependency and core voltage dependency?
    I look forward to your opinion.

    For example,
    ・ The higher the temperature, the lower the Lock frequency.
    ・ The higher the core voltage, the higher the Lock frequency.

    Best regards,
    Yuto Sakai

  • 0 in reply to Yuto Sakai
    TI__Guru* 98505 points

    Hello Yuto,

    The PCLK frequency is qualified to 75MHz across the entire operating temp for the device. 

    Best Regards,

    Casey 

  • 0 in reply to Casey McCrea
    Mastermind 6100 points

    Hi Casey,

    I would like to check the dependency of lock frequency on temperature and core voltage.
    Could you tell me the information?
    It does not have to be a guarantee.

    Best regards,
    Yuto Sakai

  • 0 in reply to Yuto Sakai
    TI__Guru* 98505 points

    Hello Yuto,

    We can not provide anything outside of the datasheet recommendation. The 75MHz PCLK frequency can be used across the entire device operating temp range and core voltage range specified in the datasheet. 

    Best Regards,

    Casey