DP83867IR: DP83867IRPAP, the clock recovering from the network packet traffic is unstable

user4197241

Part Number: DP83867IR

Hi,

We need the clock that is recovered from the network packet traffic, but it is unstable. Sometimes the clock can be recovered, but sometimes it cannot.

we configured some registers:

registers 0 : 0x9140

registers 32 : 0x0050

registers 170 : 0x0700

registers 134 : 0x0080

registers 172 : 0x0210

registers e9 : 0xdf22

registers 1f : 0x4000。

Is the configuration correct?

over 4 years ago

0 Aniruddha Khadye over 4 years ago

TI__Mastermind 18425 points

Hi,

By unstable, do you mean the clock has high jitter or do you mean the clock randomly goes away?

I see from your register 0x170 setting that you are changing the impedance control as well. Can you read 0x0170 first and note down the values for [4:0]? Keep this value unchanged for now as this can affect the impedance setting mac interface pins.

Can you try using the receive clock of channel A divide by 5 ([12:8] = 0 0100)

-Regards

Aniruddha

0 Aniruddha Khadye over 4 years ago in reply to Aniruddha Khadye

TI__Mastermind 18425 points

Hi,

I will close this thread for now.

-Regards

Aniruddha

Interface

Interface forum

DP83867IR: DP83867IRPAP, the clock recovering from the network packet traffic is unstable