TI E2E Community
High Speed Interface
High Speed Interface Forum
DDR2 memory routing
I have interfaced DDR2 with 15 bit address bus to MPU. My DDR controller works at 250MHz max.
Now, because of the space constraints,I have routed half of the address bus(8 bits) in internal layer which has ground as a reference plane whereas other half of the address bus(7 bits) has been routed in other internal layer which has a power as a rsaeference plane.
Anyone can comment / advise if this kind of routing of DDR2 address bus will work or not?
When I design my stackup, I always put two signal layers (X-Y) in a sandwich between two power layers. For sensitive signals, both power layers (if I can) are GND. If not, one of them is voltage, the other one is ground. Is your second group of addresses sandwiched between vcc and gnd, or only between two vcc layers (not recommended to do)?
The biggest problem of VCC layers is that they are usually cut in several sections because of the many voltages present on today boards. So the return path for the current could be very problematic. The second problem with the VCC layers is that their connection to GND is via capacitors, further complicating the road of the return path.
It is not to say that it won't work... but there are more chances for problems.
Both the layers on which I have routed address bus are adjucent to eachother and both are sandwitched between Power and Ground layers. So, one of signal layers has reference as Ground and other has reference of Power plane. Further, for the address bus which has power plane as a reference, we are planing to give continuos copper plane over the routing.
We are proceeding for post layout SI analysis expecting if any problem will be there then it will be caught during SI analysis.
Both the layers on which I have routed address bus are adjucent to eachother and both are sandwitched between Power and Ground layers. So, one of signal layers has reference as Ground and other has reference of Power plane. Further, for the address bus which has power plane as a reference, we are planing to give continuos copper plane over the routing. Let me know if this is acceptable?
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.