This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
I have a project which uses the SFI Retimer DS100DF410 to output 16x SFP+ Port. But, with the initial retimer configuration, the SI test result of the 16x SFP+ Ports are all failed. The fail phenomenon are descripled as blow:
A． The 8180 Pattern is wrong.
B． The PRBS9 Pattern is fail.
C． Just PRBS31 Pattern is pass.
So, Is this SI fail caused by the initial retimer configuration ? If yes, why the 8180 pattern is wrong ? Thank you very much !
In reply to Lee Sledjeski:
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Sergio Eduardo Spader:
This register bit enables or disables the "single bit transition" check for declaring CDR lock. When this bit is enabled, the internal state machine must record a certain number of "single bit transitions" for a valid lock condition. The 8180 pattern would not meet this condition since there are no 101 or 010 pattern changes.
I would recommend keeping this bit enabled for normal operation.
Our Design have SFP+ ports connected to the DS100DF410, this SFP+ ports can work either in 10.3125G (66/64) 10Gbase-X or 1.25G (8B10B) 1000Base-X, 10G works OK, what happens is that we findout using valid ethernet packets a certain sequence of packets that makes the CDR to unlock. I can wireshark the packets if you want. We tested in our system and with your development kit and both cenarios the CDR unlock after sending that packet sequence. But we figure out that modifying this register as you recommended to this 8180 issue makes the traffic pass normally.
As we were having issues in 1.25G (8B10B) do you recommend to change the bit or do you think it is better to send you the packets and work a little bit more to better evaluate what is happening ? Until now we do not observe no collateral problem after changing this bit for 1.25G traffic.
There is no problem with setting this bit. You can try making the change below as well.
If you change the equalization value in channel register 0x3A from A5'h to 00'h does the retimer still lose lock?
The value of A5'h is quite large and usually not needed for low speed applications.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.