TI E2E Community
High Speed Interface
High Speed Interface Forum
DP83865 Interop Issues with switches
There is an issue with the DP83865 with a customer using in conjunction with a switch.
Two particular models of switches yields corrupted data link.
The block diagram is simple.
Xilinx FPGA <-> DP83865 <-> Switch
The gig switch includes the following: dlink dgs 3200-10 and cisco catalyst 3560g-24ts-s.
If the customer inserts a "working" switch between the "failing" switch, the system links correctly and data is transferred without corruption.
Please provide some suggestions. Customer has reviewed the documented located at http://www.ti.com/litv/pdf/snla065
The customer has followed the suggestion with no resolutions. Please advise.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.