• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 32 subscribers
  • Views 1669 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS125BR401A EEPROM mode mapping with SMbus Register

Patrick Chen
Mastermind 8875 points

                 We find SMMus 0x19 register (table 12) could not mapping to table 9 EEPROM Register Map as below green mark diagram. Has any right mapping or comments for it? Thank you. 

BR

Patrick

  • 0
    TI__Mastermind 29635 points

    Hi Patrick,

    The EEPROM table is correct, and I think there is some confusion about reading it.

    The EEPROM table shows that for EEPROM address 0x19, bits 4:1 map to SMBus Slave Register 0x2F[3:0], and these values are relevant to the Assert/De-assert threshold of CH4, not CH1 as you have pasted below.

    Please refer to the following diagram for an explanation of how to read the table:

    It may also be helpful to consult an EEPROM datasheet we wrote several months back to detail how to read the table (see p. 6): http://www.ti.com/lit/an/snla228/snla228.pdf

    Thanks,

    Michael