Hi, I need to interface the ADC outputs in JESD204B sub 1 standard with FPGA. I tried to start from the verilog code automatically generated when I implement the JESD204 block in ISE, but it doesn't work. Can I know where can I find a manual to know how I can interface the ADC with VHDL or verilog code?
Thanks.
Best regards.