This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

JESD204B

Hi, I need to interface the ADC outputs in JESD204B sub 1 standard with FPGA. I tried to start from the verilog code automatically generated when I implement the JESD204 block in ISE, but  it doesn't work. Can I know where can I find a manual to know how I can interface the ADC with VHDL or verilog code?

Thanks.

Best regards.

  • Hi,

    There is a wide variety of detailed information on JESD204B and Texas Instruments ADC devices.  Please search on Texas Instruments + ADC + JESD204B to locate the landing page.  It is full of reports, articles and technical information all related to the ADC products and JESD204B interface.

    I would look into the Xilinx FPGA website to get more detailed information from the VHDL/Verilog programming side.

    Regards,

    Lee