This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS64BR111 if pass SATA compliance test?

Other Parts Discussed in Thread: DS64BR111, DS64BR111EVK, DS100BR210

Hi Sir

May we check with you if

  1. DS64BR111 if pass SATA compliance test?

  2. DS64BR111 if bypass mode, in/out SATA single doesn't boost.

                                                              Bogey

  • Hi Bogey,

    We have done inter-operability testing with several of our repeater devices similar to the DS64BR111.  They will interoperate with SATA controllers and drives.  

    1. We have not run independent compliance tests with these devices.  The DS64BR111 can be configured to pass these tests to meet eye mask criteria and other electrical parameters.  Customers have successfully used these and similar repeaters for many years in SATA and SAS environments.

    2. I am not sure I understand #2.  Is there an issue in the application?  If you are experiencing issues with the drive not being detected I would recommend setting the MODE pin = High.  Recently some controllers prefer this approach by our repeaters in SATA applications.

    Regards,

    Lee 

  • Hi Lee

    1. due to my customer is use in transfer board and use in different model. if the singal quality good enough, they want by pass singal directly.

       if we use in singal by pass directly, how to set up pin 18(mode pin)? and my customer want use in pin setting, ENSMB need set to low. table 2 EQA(B)0/1

    may you have suggest setting?

    2.for table 2, May we know "pin setting" and "SMBus (I2C) protocol" set up range and scaling are the same?

                                                                                                Bogey

  • Bogey,

    It is not possible to completely bypass the DS64BR111.  The settings below give the minimum gain to the signal.

    ENSMB = 0 (pin mode)

    VOD_SEL = 0 (Output A and B 700mV level)
    DEMA = 0 (0 dB de-emphasis)
    DEMB = 0 (0 dB de-emphasis)
    EQA0, EQA1 = 0 (minimum HF gain)
    EQB0, EQB1 = 0 (minimum HF gain)
    MODE = 1 (Continuous Talk - This can eliminate OOB distortion)

    For Table 2 the pin settings and SMBus settings in the same row will result in equal equalization levels.

    Regards,

    Lee

  • Hi Lee

    1. may check with you what is correct for datasheet "DS64BR111 Pin Diagram 24 lead" and "Figure 4. DS64BR111EVK Schematic"? due to there PIN7/8/23/24 difine are different. if  DS64BR111EVK is wrong, may you have update version for us?

    2.from datasheet "ABSOLUTE MAXIMUM RATINGS" ,Supply Voltage (VDD) is "-0.5V to +2.75V"? is that is correct?

    3.DS64BR111 have internal regulator,when  VDD_SEL=”high”then DS64BR111 have internal regulator, VIN connect to 3.3V, VDD doen't need connect to outside power , may we check if just let VDD pins(pin 21 , 22) folating?

    4. if above point 3 is right, then i confuse the EVB "J22 – VDD_SEL = LOW: Use DS64BR111 internal regulator to convert 3.3 V supply to proper internal supply level of 2.5 V. Note: The 2.5 V level may be observed on the device VDD pins".

    5. MODE = 1 (Continuous Talk),may we know what is contiunous talk?

    6. TX_DIS, it is turn off TX, is normal SATA application, it should set to "0"?

                                                                             Bogey

  • 1. You are correct - Thanks for catching this oversight.  The DS64BR111EVK schematic pins are switched around to the DS100BR210 pinout.  Please use the datasheet pinout which is correct.

    2. Yes the specification is correct.  The VDD pin maximum is 2.75V when power is supplied from the system to the VDD pin.  When the DS64BR111 is in "3.3V mode", VDD is developed internally with a regulator.  The internal regulator is designed to produce a nominal 2.5V supply on VDD.

    3. VDD_SEL = LOW enables the internal regulator.  Follow the attached diagram for operation.

    4. The DS64BR111EVK User Guide is correct, connect J22 to achieve a "LOW" on VDD_SEL.  This enables the internal regulator.  Supply VIN = 3.3V.

    5. For "Continuous Talk" the DS64BR111 datapath is always active.  The signal detect block is forced "on".

    6. For SAS/SATA application TX_DIS should be pulled LOW.

    Regards,

    Lee

  • Hi Bogey,

    I have updated the schematic for the DS64BR111EVK so that the pin names are correct and match the datasheet. I will have the User's Guide updated as soon as possible.

    DS64BR111EVK_Schematic_p1.pdf

    Regards,

    Michael

  • Hi Sir

    From EVB, May we know the Vih should need to connect to "VDD or VIN" when we selected internal regulator?

    May DS64BR111having power sequnence request? if we power on DS64BR111 ready, then SATA controller ready, is that OK?

    As below is SSD SATA spec, the A+ should be connect to INA+, UTA+ connect Dev RX+, but it seems not smooth for layout, may you have suggest?

                                          Bogey

  • Hi Bogey,

    VIH should be tied to VIN if you are operating in 3.3-V mode and VDD if you are operating in 2.5-V mode. Since you are using the internal regulator, tie VIH to VIN.

    Typically, the DS64BR111 should be powered on and programmed before running data through it so that you can ensure that the channel is ready for operation between the SATA controller and SSD. Your sequence to power on the DS64BR111, initiate, then power on the SATA controller, then initiate, makes sense.

    We are unable to see the spec you posted below. Can you re-post? If it is easier for layout, you can invert the polarity through the DS64BR111 channel. if you invert the polarity, please make sure that the polarity is correct going into the end device.

    Thanks,

    Michael
  • Hi Sir

    Since our Vih connect to Vin(3.3V),  we find DS show the Vih range is 2.0V ~ Vdd. is something wrong here?

    I have inserted the file again.

    Doc1.docx

  • Hi Bogey,

    The VIH that you are referring to in the datasheet is an LVCMOS logic level parameter, for which the threshold for a "high" level is 2.0 V.

    The VIH that is used in the DS64BR111EVK is only used in the EVK, and this pin is specifically used in order to tie the logic for all other control inputs (for example, VOD_SEL and MODE) to the correct supply voltage. If you operate in 3.3-V mode, the inputs should be referenced to a 3.3-V supply. If you operate in 2.5-V mode, the inputs should be referenced to a 2.5-V supply. Using the VIH jumper pin on the DS64BR111EVK connects the correct reference for all of these control pins so that you can change the supply reference depending on whether you choose to operate the EVK in 2.5-V mode (VDD_SEL = Float) or 3.3-V mode (VDD_SEL = Low).

    For a customer design, it should already be pre-determined whether you will be operating in 2.5-V mode or 3.3-V mode, and so there will be no need for this VIH pin in the final layout.

    I see the .docx file you posted, and I am not sure what the concern is. It seems like all the signals are in the right location and that the routing is straight-forward. Can you explain your concern more specifically?

    Thanks,

    Michael

  • Hi Michael

    As you see the .doc file, the "CONN" and "SATA controller" put in top side, DS64BR111 need put in bottom side then routing will smooth.

    the customer question is if DS64BR111 is design for SATA repeater, why DS64BR111 need put in bottom side. then routing will much smoothly?

                                                Bogey

  • Bogey,

    The DS64BR111 pinout is used in many non-SATA applications as well.  In your case it does appear that mounting to the bottom of the board could give a good routing solution.

    Regards,

    Lee