This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP80PCI402 start address

Hi,

it's a question of the start address. It can be loaded the configuration from the EEPROM. But this example is for 4 devices and in my cases we use 3 devices. The data for the device 0 are at the adr. 0B but when I have only 3 devices does it means I have to reduce the start address by -2? Means use 0x09 for the device 0 cfg start address?

Best regards, Xaver

  • Hi Xaver,

    When you use Address Map headers to designate the start address of your devices, you must only ensure that the start address of your first device is after the final Address Map Header byte location. You do not need to reduce the start address by 2 bytes if you do not wish.

    In the datasheet example, for Device 0, the Address Map Header, defined in EEPROM Address Byte 0x04, indicates that the first device's EEPROM start address is EEPROM Address Byte 0x0B. If you wish, this can be modified to become another value. However, if you have 3 devices, you cannot have the first device's EEPROM start address be located before EEPROM Address Byte 0x09. This is because the Address Map Header for Device 0 will be located in EEPROM Address Byte 0x03-0x04, for Device 1 it will be in 0x05-0x06, and for Device 2 it will be in 0x07-0x08.

    For more information about EEPROM configuration, particularly in regards to your question, I recommend you look at two application notes:

    http://www.ti.com/lit/an/snla228/snla228.pdf

    http://www.ti.com/lit/an/snla245/snla245.pdf (see Section 2.2)

    Thanks,

    Michael

  • Hi Michael,
     
     one additional question arises: the _BST_ bits in the single map configuration: are this the EQ bits from table2?

    Best regards, Xaver

  • Hi Xaver,

    Yes, these boost bits 7:0 for each channel mentioned in the EEPROM correspond to the description of the EQ boost in Table 2.

    Regards,

    Michael