This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PCA9306: Relation graph for Vin and Vout

Guru 19485 points
Part Number: PCA9306

If there relation graph for Vin and Vout on PCA9306, please let me know.

※Example image is attached below;

Best regards,

Satoshi

  • Satoshi-san,

    I will look into this for you, but for the PCA9306, it will depend on the voltages at VREF1 and VREF2, since both sides are referenced to these levels and the thresholds are set based on these reference voltages. If both VREF1 and VREF2 were equal to each other, that might prove to be meaningful, what kind of information are you wanting to get from these plots?

    And also, were these plots take with the same pull up on both sides? If I can't find anything, I can measure this data myself.

    Regards,
  • Eric-san

    Thank you for reply,

    I answer your question, please see below;
    ①About Vref1 and Vref2
     Customer condition is "Vref1=1.8V±%2.5" and "Vref2=3.3V±%2.5"
    ②Pull up resistor
     Both side are 560Ω±%1
    ③Background for this plot
     Customer want to check Vin/Vout spec for between Master and Slave.

    If you find the point of better to change, please change this point. (For example, pull up resistor value, etc)


    Best regards,
    Satoshi

  • Eric-san

    Do you have the necessary information to other?

    Best regards,
    Satoshi
  • Satoshi-san,

    Apologies for the delay, I found a PCB to test this on today. Is there any way you can send me the test setup used for these measurements? I want to verify I have the exact setup so I can get the same plots. Maybe a quick block diagram, nothing too detailed. If not, answering the questions below would help.

    • How is the EN pin connected?
    • When sweeping the VIN voltage from 0V to the VREF voltage, do you have the VOUT side pulled up? That is, when sweeping the SCL1/SDA1 voltage, do you have SCL2/SDA2 pulled up to 3.3V?

    Regards,

  • Eric-san

    Thank you for update.

    Sorry, I don't know test condition for before attached graph.
    I answer your question below,
    ・EN pin is connect to Vref2.
    ・Vout side pullup is 3.3V and 560Ω.

    If there any problem on above condition, please revise test condition.

    Best regards,
    Satoshi
  • Satoshi-san,

    Attached are the requested plots:

    If you have any questions as to why the plots look the way they do, please do not hesitate to ask. I will be happy to explain.

    Regards,