I am planning on using the DP83848JSQ Ethernet Transceiver to add Ethernet to a Xilinx Spartan 6 FPGA.
The DP83848JSQ requests a 25Mhz clock.
I am hoping to be able to cheat and use a PLL internall to the FPGA to synthesize this frequency in order to avoid finding an additional oscillator or crystal, subsequent second sources as well and to save space.
The Xilinx PLL configuration wizard predicts a jitter of about 330pS coming out of the FPGA PLL.
The appnotes and datasheet for the DP83848JSQ do not seem to be consistent with reguards to the max jitter the DP83848JSQ can tolerate.
The datasheet is cool with jitter up to 800pS.file:///home/user/josh/SmartGaugeStuff/dp83848j.pdf
The appnote on the otherhand would prefer the jitter to stay under 200pS or even 25pS in the short term.http://www.ti.com/lit/an/snla079c/snla079c.pdf
So what do ya'll recommend? Is the Appnote overspected and the PLL is fine? Or is higher jitter levels known for causing problems and I should really include a seperate oscilator for the DP83848JSQ?
The jitter numbers shown in the design and layout guide, AN-1469 (Literature Number: SNLA079C), represent best practice and are widely recommended. The jitter numbers shown in the datasheet refer to another application note, AN-1548 (Literature Number: SNLA091A), that focuses on reference clock jitter. The reference clock jitter tolerance application note is available at:
The intent of the reference clock jitter tolerance application note is to highlight two aspects of the design:
Beyond reference clock jitter, there are many variables that will affect the robustness of the system - board layout, magnetics, cabling, link partner, etc. Of these, the one that would concern me most is the link partner. If you are operating in an open environment where you have no control over the link partner, it is best to design conservatively. The DP83848 should be able to exceed the IEEE specification in terms of jitter and cable length, but if the partner cannot do so as well, you can still run into problems.
Thank you sir for your response. :-)
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.