• Join
  • Sign In with my.TI Login
Texas Instruments
  • Products
  • Applications
  • Tools & Software
  • Support & Community
  • Sample & Buy
  • About TI
Sample & Purchase Cart Sample & Purchase Cart
  • Search
  • Advanced
TI E2E™ Community
  • Support Forums
  • Blogs
  • Groups
  • Videos
  • 简体中文
  • More ...
TI Home » TI E2E Community » Support Forums » Interface » Industrial Interface » Industrial Interface Forum » Using the DP83630 in 100BASE-FX mode
Share
Industrial Interface
  • Forum
  • Files
Options
  • Subscribe via RSS
Check out
Analog Wire blog
  • $core_v2_blog.Current.Name

    DAC Essentials: What’s with all this glitch-ing?

    Posted 4 days ago
    by Tony Calabria
    When designing with a digital-to-analog converter (DAC), you...
  • $core_v2_blog.Current.Name

    This amplifier doesn't exist...now what?! - Part 2

    Posted 6 days ago
    by Xavier Ramus
    In Part 1 of this post, we looked at the theory involved in making...
  • $core_v2_blog.Current.Name

    Engineering the world through Analog

    Posted 11 days ago
    by Hagop Kozanian
    Our lives are surrounded by analog everywhere we go. That’s...

Using the DP83630 in 100BASE-FX mode

Using the DP83630 in 100BASE-FX mode

This question is answered
Rich Maddox
Posted by Rich Maddox
on Jul 17 2012 16:08 PM
Prodigy220 points

I am working on an 100BASE-FX (fiber mode) application and am considering the DP83630 PHY to interface to my molex SMI series fiber transceiver.  The DP83630 datasheet indicates "In 100BASE-FX mode, the device Receive pins connect to an industry standard Fiber Transceiver with PECL signaling through a capacitively coupled circuit."

The reference design of the transceiver indicates that it supports  LVPECL as does the DP83630.  The sample schematic of the DP83630 indicates no AC coupling capacitors on the RD- and RD+ pins.  The reference design of the tranceiver shows AC coupling capacitors and advises additional buffering depending on the input sensitivity of the PHY. 

I cannot find any information as to the input sensitivity of the RD- and RD+ pins on the DP83630???  All the datasheet says is that the RD- and RD+ pins must be biased to 3.3 volts for correct operation.

Can any fiber PHY experts shed any light on this?

Thanks

Report Abuse
  • Reply
You have posted to a forum that requires a moderator to approve posts before they are publicly available.
All Replies
  • Patrick O'Farrell
    Posted by Patrick O'Farrell
    on Jul 19 2012 13:47 PM
    Genius9680 points

    Rich,

    The RD+/- pins are designed to detect LVPECL levels of VDD - 0.9V and VDD - 1.7V.  In other words, based on a 3.3V supply, signals above 2.4V would be seen as high and signals below 1.6V would be seen as low.  The design has some margin to these values, but these are the nominal thresholds.

    For the DP83630 FX interface, the transmit driver does not output LVPECL levels.  Therefore, the TD+/- pins must be AC coupled and properly terminated to interface correctly with an LVPECL compatible fiber transceiver. The receiver and signal detect inputs are designed to accept LVPECL levels so AC coupling is generally not necessary for the SD or RD+/- pins. 

    If you could identify the specific transceiver you plan to use and provide a datasheet or a link to a datasheet, I would be glad to review it and see what recommendations I can make regarding the interface to the DP83630.

    Patrick

    Report Abuse
    • Reply
    You have posted to a forum that requires a moderator to approve posts before they are publicly available.
  • Rich Maddox
    Posted by Rich Maddox
    on Jul 19 2012 14:41 PM
    Prodigy220 points

    We are using the Molex 1061083100 which from what I understand is using Firecomms EDL300E/D transceiver.  I have attached the app note on this3264.F01469_App_Note.pdf

    Thanks for checking this out

    Rich

    Report Abuse
    • Reply
    You have posted to a forum that requires a moderator to approve posts before they are publicly available.
  • Patrick O'Farrell
    Posted by Patrick O'Farrell
    on Jul 20 2012 13:23 PM
    Verified Answer
    Verified by Thomas Kugelstadt
    Genius9680 points

    Rich,

    Thanks for sharing the application note on the fiber transceiver.  It helps me understand the need to scrutinize these connections.  The transceiver uses LVDS levels so the connection to the Phy is not a simple LVPECL to LVPECL connection.

    The Phy transmit signaling is typically 0.5V single-ended so that should not present a problem.  The signals can be AC coupled to the fiber transceiver.  On the Phy side, the signals will be pulled up to the 3.3V supply via 50 Ohm terminations as shown in the datasheet and the reference design schematics.  On the fiber transceiver side, the recommendations shown in the application note can be followed.

    The Phy fiber receiver expects LVPECL signal levels, but is sensitive enough to detect 550mV signals.  Therefore, I believe the simple interface circuit shown in figure 4 (a) of the application note can be used.  In this configuration, the signals are AC coupled and terminated with 82 Ohm resistors to the 3.3V supply and 130 Ohm resistors to ground.  Note that the standard configuration shown in the DP83630 datasheet and the reference design schematics reverses these termations (130 Ohm resistors to the 3.3V supply and 82 Ohm resistors to ground) in order to keep the DC level below the receiver input level when there is no signaling. This would be something to evaluate during testing.

    For the signal detect, you should implement an LVDS to LVPECL converter, something similar to the SN65LVCP23 converter shown in figure 6 of the application note for the receive signals.  The fiber signal detect is essentially DC so it cannot be AC coupled, but a direct connection is not recommended based on the different interfaces.

    If you are developing a prototype board, you might consider placing footprints for SN65LVCP23 converters for the transmit and receive paths.  They should not be necessary, but would give you an alternative for evaluation if you see any issues with the signal levels.  Hopefully they could be implemented with a minimum impact on the signal integrity of the transmit and receive paths and ideally they would be unnecessary and would be left out of the final build.  That would be the conservative approach, but based on the documentation in the Firecomms application note, it should not be necessary.

    Patrick

    Report Abuse
    • Reply
    You have posted to a forum that requires a moderator to approve posts before they are publicly available.
  • Rich Maddox
    Posted by Rich Maddox
    on Jul 24 2012 09:37 AM
    Prodigy220 points

    Thanks for the info.  I will look into your suggestions

    Report Abuse
    • Reply
    You have posted to a forum that requires a moderator to approve posts before they are publicly available.
TI E2E™ Community
  • Support Forums
  • Blogs
  • Videos
  • Groups
  • Site Support & Feedback
  • Settings
TI E2E™ Community Groups
  • TI University Program
  • Make the Switch
  • Microcontroller Projects
  • Motor Drive & Control
Other Communities
  • Deyisupport
  • Designsomething.org
  • beagleboard.org
  • TI on Element 14
  • TI on TechXchangeSM
Other Technical & Support Resources
  • WEBENCH® Design Center
  • Product Information Centers
  • Technical Documents
  • TI Design Network
  • TI Technical Articles
  • TI Training

All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms of Use of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms of Use of this site. TI, its suppliers and providers of content reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

Follow Us Texas Instruments on Facebook Texas Instruments on Twitter Texas Instruments on LinkedIn Texas Instruments on Google+
TI Worldwide | Contact Us | my.TI Login | Site Map | Corporate Citizenship | mobile m.ti.com (Mobile Version)

TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs and
embedded processors, along with software, tools and the industry’s largest sales/support staff.

© Copyright 1995-2013 Texas Instruments Incorporated. All rights reserved.
Trademarks | Privacy Policy | Terms of Use