• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 1111 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

UCC5320: Could you tell me about UCC5320's how to use?

Pokkun
Genius 4695 points
Part Number: UCC5320

Hi team.

My customer try to use at power conditioner application.

And, could you tell me about this IC?

＜Question＞

①：I saw the block diagram at Figure 25 "Functional Block Diagram UCC 5320S and UCC 5390 S Split Outputs" and Table 4 in the data sheet.

　　Is it OK with the following processing in the Input ?
　・VCC1 = 5 V
　・GND 1 = 0 V
　・IN + = 5 V (connected with VCC 1)
　・IN- = 0 V or 5 V (ON at 0 V)

②：Is this understanding correct, about input (IN-) ?
・IN- ≧ 0.55 * VCC 1：OUT = L
・IN- ≤ 0.45 * VCC 1：OUT = H

③：The series resistance from the output is 5.1 Ω ± 5% and the power supply VCC 2 is 16 V ± 1.5 V.
　　Is this IC driving possible?
　　※Max current： (16 + 1.5) / (5.1 * 0.95) = 3.61 A is required?

④-1: What is the difference between Min and Typ of output current specification(below)?
　　Ioh: 2.4 A (min) / 4.3 A (Typ)
　　Iol: 2.2 A (min) / 4.4 A (Typ)
　※ Only dispersion of Chip?
　※Does it change depending on Chip variation and temperature dependence?

④-2: What is the constraint on 2.4 A of Min?
④-3: What happens to the output when driving can not be done?

Best regards,

Masumi Sekiguchi

  • 0
    TI__Intellectual 2805 points

    Hello Masumi-san,

    1) Yes, this configuration will work. The outputs will always be low when IN- is high.

     

    2) Yes, your understanding is correct. These are the typical values that IN- has to be greater than or less than to change logic states.

     

    3) What is the internal gate resistance of the FET? This can be found in the FET's datasheet. This value is needed to calculate the peak current.

     

    4-1) The minimum and typical values change depending on chip variation and temperature dependence.

     

    4-2) The constraint on 2.4A(min) is the internal resistance changing with temperature.

     

    4-3) Can you elaborate on this? Do you mean when the inputs are floating? Please refer to table 4 for the logic operation of the device.

    regards,
    Mateo

  • 0 in reply to Mateo Begue
    Genius 4695 points
    Thank you for your answer.

    We will confirm the contents to the customer.
  • 0 in reply to Pokkun
    Genius 4695 points
    Thank you for your response !


    About ③：I tried asking the customer about the model number of IGBT (FET),
    but I did not seem to be able to talk about it.

    However, if you tell me the name of the property you want to know,
    I will tell you, but please tell me if there are any items to listen except parasitic (built-in) Gate resistance.

    ※Also, can you respond if send this devise's peripheral circuit diagrams?

    About ④-3：Customer is thinking about the risk when the Currents capacity is insufficient to drive it.

    ※It seems that UCC5320S or UCC5350S are being studied according to the current capability, but it seems there is no cost merit in UCC5350S, so we would like to proceed with UCC 5320S if possible

    What kind of movement can be assumed if the current capability is insufficient under that condition?
    (Now it is OK with "assumption")

    Best regards,
    Masumi Sekiguchi
  • 0 in reply to Pokkun
    TI__Intellectual 2805 points
    Hello Masumi-san,

    Please use equation (1) on pg. 29 of the UCC5320 datasheet to calculate the peak source current.
    R_NMOS, and R_OH parameters can be found in table 1.
    The external gate resistance, R_ON ~ 5.1Ω and the internal gate resistance of the FET, R_GFET_Int will need to be provided by the customer.

    Can you give me an example of a peripheral circuit diagram? Figure 35 in the datasheet shows a typical application circuit for the UCC5320S. Does this help?

    Insufficient current drive will result in slower rise and fall transitions which may increase your power dissipation. This depends on how much dead-time is designed into the system to prevent shoot-through.

    Please keep in mind that the UCC5350SB also has an 8V-UVLO compared to the 12-V UVLO of the UCC5320S.

    regards,
    Mateo