This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
I'm trying to understand this:
if rise/fall time is tr=freq/3 (as a rule of thumb), I have Vcc=3.3 so the rate is 10 nS/V.
As I understand it the minimum input frequency is 1/30nS = 33.3 MHz
Do I understand it correctly?
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Michael Lu (Santa Clara):
I'm referring to "www.ti.com/lit/an/szza036b/szza036b.pdf " page 35 where you can read that TI explains that "dT/dV" defines slow changes and not fast change, so it imply (in my opinion) to the minimum frequency.
Am i correct?
In reply to Hanan Zeltzer:
I read through the section of the document you referred to as well as the follow-up additional document (SCBA004), specifically geared towards slow rise/fall times for CMOS:
I agree that slow edges can be a problem, since especially slow edge rates can cause excessive output errors or oscillations due to voltage transients on the device's power system.
However, the issue of slow edges does not necessarily correspond to a minimum frequency limit.
On one side, slow edges is a problem for limiting the maximum frequency, since you cannot operate at a frequency that requires "1010" bit transitions that would switch significantly faster than the signal can transition from low-to-high. On the other side, you should not have an issue with minimum operating frequency so long as your rise and fall time transitions are met. For example, even if you operated at 1 Hz, if the high-to-low and low-to-high transitions still occur within 10 ns/V for an LVT logic part, then you can still operate at this minimum frequency without issue.
Therefore, I would associate the rise/fall time requirement as a factor that corresponds to compatibility between Tx and Rx rather than minimum operating frequency so that there are no issues with the edge rate during data transmission.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.