This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: ISO7740
The output of the ISO7740F is listed as "Undetermined" in table 2 of the datasheet when Vcco < 2.25V.
Is there any way to arrange the device (perhaps with external components) so that there is no glitch (going high) when Vcco is applied? (assume EN is held low and Vcci may be powered down or powered up with input Low)
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Manuel Chavez:
In reply to Steve Widener:
Steve,You're welcome! The datasheet table doesn't cover cases with external components, like pull-down or pull-up resistors. The addition of a pull-down connects the output path to ground even if the voltage on the output pin is indeterminable.What amplitude and duration are the glitches we're looking to prevent? Bench testing on the previously mentioned table condition shows voltage on the output pin to be 300mV or less during the moment of startup and on the timing order of microseconds and nanoseconds as shown in the following picture. These amplitudes are not expected to turn on any external components since they are lower than most thresholds.I will await your response.Thank you,Manuel ChavezP.S. Post was text was edited for clarity
You're welcome, Steve!Thanks for the details in this response. High outputs are not expected on the ISO7740F outside of data transfers, but please give me 2-3 days to check out the voltage supervisor and verify with the isolation team. Insights to the questions below will be helpful meanwhile.When is Vcco expected to be lower than 2.25V?What is the turn-on time of the FETs?Respectfully,Manuel Chavez
The waveform attached in a previous post was captured during powerup, but since then I have not been able to reproduce it in the lab to test out our proposed solutions. Wiggles on the output vary based on device-to-device variations as well as the PCB environment the ISO7740F is in. Our team suggests using a 10kOhm pulldown resistor on the output pin to help reduce voltage waves and adding a small capacitor of ~0.1nF in parallel can help reduce any voltage wiggles even further. The supervisor IC is a valid solution, it just may be overkill.We can continue testing to check if these solutions are good; please let me know if you or our customer would like us to proceed.Have a good weekend!Manuel Chavez
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.