This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: ISOW7841
In mass production my customer has met with failures of ISOW7842 . The ISOW goes to short current by second ( ISO ) side.
Could you revise the scheme and suggest the ways to resolve the issue?
There are technical details in attachment:
Hi Andrey,Thank you for including PCB images and a schematic. What is the expected load on Viso pins? Is the same unit (DD1, DD12, DD3) failing in each system? What is the voltage level during short conditions?
I will await your response to the initial questions above.Thank you for your time,Manuel Chavez
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Manuel Chavez:
What is the expected load on Viso pins? - ~20mA
Is the same unit (DD1, DD12, DD3) failing in each system? Yes, It's the same unit.
In reply to Andrey Sokolov:
Hi Andrey,Thank you. Is our customer able to add 100uF capacitors in parallel with C100, C79, and C93? Is DD1, DD12, or DD3 the unit always failing in each system? Please also describe the short current condition in more detail.Thank you,Manuel Chavez
"Is DD1, DD12, or DD3 the unit always failing in each system?" - No, one of them unit fails with the same expectance in each systems.
“Please also describe the short current condition in more detail.” – There is a small resistance (about 0Ohm) between pin 16 and pins 9,15.
Like Manuel mentioned, the best way to address the issue is to make the total capacitance at VCC pin at least 100µF larger than the total capacitance at VISO pin. Could you please recommend this to customer?
In addition, I see an issue with decoupling capacitor placement on both VCC & and VISO. The device requires all of the caps to be placed on the same side as device and shouldn't be placed on the other side of PCB. It is also important to keep the smallest value decoupling cap to be placed closest to device pins. Please refer to the below PCB layout from EVM for capacitor placement.
Let us know if you have any questions, thanks.
In reply to Koteshwar Rao:
I hope you were able to share the above information with customer and hope customer is working on implementing the changes suggested. If it is going to take time to get the PCB updated and test as per my suggestions, then I would like to close this E2E thread. Later once you have an update from customer, you could either reply to this post or create a new one.
Please do let us know if you have any questions, thanks.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.