This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
ISO7741: What's the behavior when IC is shutdown and with external power
Part Number: ISO7741
Hi Isolation experts,
When looking at section 7.2 of the ISO7741 datasheet - my customer is wondering if the ESD testing is performed when VCC1 and VCC2 are connected to power or is this test performed when there is no external power, just the ESD event?
Also, if it is different between JS-001, JESD22-C101, and IEC 61000-4-2 then please clarify the power state of each.
Thanks for reaching out to us.
HBM and CDM ESD tests are the models defined to represent ESD events in an ESD controlled factory assembly & test environment. In such an environment, handling of device primarily involves the device being assembled onto the PCB where the device is usually unpowered. Similarly, HBM and CDM, which are the predefined waveform patterns with controlled energy output, are applied onto device I/Os with the device unpowered. These ESD pulses are applied to all the I/Os with respect to their neighboring and GND pins.
IEC 61000-4-2 ESD is quite different from HBM and CDM. This is an ESD event that can occur on a product when the product is in use in the actual applications. IEC ESD pulses contain much more energy than HBM or CDM ESD pulses. IEC ESD test is also conducted on a customer product at the end product level and the ESD pulse applied on the external terminals of customer product may or may not reach the digital isolator. If IEC ESD pulse reaches device pins, it usually appears between the isolator side1 and side2 pins.
Since IEC ESD is primarily defined for end product and not for and individual component, there is not a standard approach defined in IEC 61000-4-2 for testing a digital isolator. Hence, we have defined our own approach to test for IEC ESD which we believe is the worst case test condition. In our IEC ESD test setup, we connect together all the pins on side1 to form one terminal and connect all the pins on side2 to form another terminals and then applied IEC ESD pulse across these two terminals. The below picture shows the 2-pin test configuration for IEC ESD.
I am copying below a peak current plot for HBM, CDM and IEC ESD pulses. The requirement for HBM is usually <2kV, for CDM <1k and IEC ESD it can be upto 8kV or even higher. The peak currents of commonly occurring ESD levels are plotted in the below image.
I am also copying below couple links to useful ESD related blogs.
Let me know if you have any questions, thank you.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.